ECE532 Project Group Report

MD Simulation Performance Acceleration based MPI on FPGA Platform

Hao Jun Liu, Chao Yu haojun.liu@utoronto.ca, chao.yu@utoronto.ca

1 Project Overview

1.1 Goals

The first goal of our project is to develop an MD(Molecule Dynamic) simulation engine on FPGA. The second goal is to add MPI as the synchronization protocol so that it is possible to run multiple simulation engines on FPGA. The ultimate goal is to measure the performance of the simulation engines and pin point the performance bottlenecks so that improvement of the engine can be made.

1.2 **Project Background**

MD simulation is a simulation technique that calculates atoms' positions based on the forces between them. The algorithm we have is implemented in C++ and we used ImpulseC compiler to compile the C++ code into VHDL. ImpulseC is a subset of C with additional libraries provided. The Impulse C code used in our design is hand written based on the C++ code we have. The ultimate goal is to use a cluster of FPGAs to run MD simulation faster compared with regular high performance machines with lower power.

1.3 System Block Diagram

Fig. 1 is the current block diagram of the simulation core.




Figure 1: System Block Diagram

1.4 General Description of IP core used

This subsection provides a brief description of IP cores used in our design. Fig. 2 is the table that illustrates the IP cores used in the design.

Block	Functionality	Origin					
	IP Block inside FPGA						
MicroBlace	 Config and control the simulation system Send data to filter engine and compute engine Receive data from filter engine and compute engine 	Xilinx IP					
FSL_bus	 Transfer Data between MicroBlaze and FilterEngine Transfer Data between MicorBlaze and ComputeEngine 	Xilinx IP					
Filter Engine	Receive molecule's data and filters out those that have no need to do furture calculation	customized					
Compute Engine	Calculate the force between atoms	customized					
TFT controller	Read image from memory and sends it to DVI Display Controller	Xilinx IP					
IIC Interface	Send Configuration to DVI Display Controller	Xilinx IP					
PLB Bus	 Two PLB Buses are used in this design: 1. One connects high speed device such as video controller and memory 2. One connects low speed device such as uart and LEDs 	Xilinx IP					
MPMC	allow to read and write on memory from multiple ports	Xilinx IP					
	Software block on Microblaze						
Graphic Routines	Draw coordinates and forces	customized					
	Devices outside FPGA						
DDR2 memory	The DDR2 memory stores the image and other data	On Board					
DVI Display Controller	Display the output	On Board					

Figure 2: IP Core Used

1.5 Clock Domain

This subsection provides a brief description of different clock domains used in our design. Fig. 3 on the following page is the table that lists all the clock domains in our design.

The DDR2 memory runs at 200MHZ and DVI Controller runs at 25MHZ. The DVI controller helps to resolve the clock crossing domain issue with PLB bus which runs at 125MHZ.

2 Final Design Outcomes

2.1 Review of original plan

One of the features in the initial plan is to use MPI network to feed in data of molecules; these data will be used for calculating forces. However, due to the tight schedule, we decided to use MicroBlace processor to

Component	Clock Speed	Phase
Hardware IP	125MHZ	0
DDR2 Memory	200MHZ	0
DDR2 Memory	200MHZ	90
DVI Controller	25MHZ	0

Figure 3: Clock Domain

transfer the data to hardware cores via FSL bus.

Another important change in the project is to reduce the number of floating points calculation in the FilterEngine block and ComputeEngine block. This is because the float point calculation consumes over 300 DSP cores on FPGA. The FPGA we have contains only 64 DSP cores. The total number of required DSP cores exceeds the number available on the FPGA. Therefore we decided to reduce some floating points calculation that are not critical in the design.

2.2 Final Design

We have successfully build a system that is capable of performing MD simulation. The FilterEngine block can receive input data of molecules, send out desirable ones via FSL bus and discard the rest. The ComputeEngine block can receive data from the FilterEngine block and calculate forces between molecules. Both blocks are customized and implemented in hardware. Finally the result forces can be plotted on the monitor using DVI controller. The drawing function is implemented in software running on MicroBlaze processor. The requirement of this project is to have at least one processor and have at least one customized core in the design. We have successfully accomplished that.

In order to achieve better performance, our design requires significant improvements and this will be discussed in section 4.

3 Description of IP Blocks

3.1 MicroBlaze Processor

MicroBlaze is a built-in soft processor that is provided as part of the EDK.[5] The processor is added into the design through Xilinx EDK project wizard.[1] The processor has the following two functions:

- MicroBlaze contains the instructions for writing and read to and from system memory and FSL bus.
- A software program is running on the MicroBlaze which controls the entire system.

3.2 FSL Bus

FSL (Fast Simplex Link) bus is provided in the Xilinx IP catalog named as FSL_V20. The FSL bus is a uni-directional point-point FIFO-based communication channel bus. It is mainly used for transfering data from register file on the MicroBlaze processor to FilterEngine Block and ComputeEngine Block.[2]

3.3 Filter Engine Block

Filter Engine Block is a fully customized block. One molecule is surrounded by multiple molecules. Only molecules nearby contribute significant forces. Hence the function of this block is to determine which molecules are necessary for calculating forces. This block receives positions of molecules from MicroBlaze and writes back to MicroBlaze via FSL bus. The Filter Engine is designed by first writing Impulse C code that is supported by the ImpulseC compiler. The compiler then generates HDL that can be used as an IP core in EDK. Two levels of simulations are performed to ensure the functionality of the core. The first one is a software level simulation performed by the CoDeveloper Application Manager, Fig. 4 gives an example of software simulation of the Filter Engine. We did another level of simulation, the behavioral simulation. Fig. 5 on the following page gives an example of behavioral simulation using Modelsim.




Figure 4: Filter Engine Application Manager Simulation

3.4 Compute Engine Block

ComputerEngine Block is another fully customized hardware block. The function of this block is to calculate forces between molecules. This block receives data produced by the FilterEngine block from MicroBlaze and writes back to MicroBlaze via FSL bus.

The Compute Engine is designed in the same way as the Filter Engine. Fig. 6 on page 6 gives an example of behavioral simulation using Modelsim.

3.5 DVI controller Block

DVI(Digital Visual Interface) controller is provided in the Xilinx IP catalog. The DVI controller reads data from a video buffer and displays the image on screen.[3]

3.6 Software Program

The software is capable of plotting coordinates and lines on the screen based on Bresenham's line algorithm. This program is running on MicroBlaze Processor.

4 Design Methodology

4.1 Impulse CoDeveloper

The customized blocks Filter Engine and Compute Engine are generated by impulse C software-to-hardware compiler.[5] This compiler is included in the Impulse CoDeveloper. In the design process, we used this tool to compile impulse C code to VHDL code. It has been demonstrated that the generated VHDL code is reliable and also is synthesizable by Xilinx ISE. By using this tool, the IP core design time is reduced significantly.

Here is a list of advantages and disadvantages or space of improvement of the Impulse CoDeveloper Advantages:

• Much lower hardware development time if the designers understand the limitation of this compiler

ave 2						10.00				
• 🔊 🖬 🛸 🎒 👗 🖻 🛍 🕰 🗋 🎯 🗛 🖺 🏷 🕮 🖓 🚨 🖉 🖉	8- 🛧 <table-cell-rows> 🕨 E</table-cell-rows>	🖡 10 ps 븆		: 🕅 🌋 🛔	(1) (1)	(}• () • ()	: 🛍 🔟 ·	🕸 🖪	9 🕸 🏗	🖪 🖻
<u> </u>		L L L								
2 <u>12</u> 12 12			Msgs							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/reset	0									
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/sclk	1									
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/clk /tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_co_pincomingatoms_nmemlock_r	1 do 1			_						
/tb filterengine_arch/filterengine_arch_c/filterengine_process/p_co_pincomingatoms_memiock_										
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_co_pincomingatoms_nmemlock_s										
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_co_pincomingatoms_nmemlock_c	lata 001111111001		11001 <mark>0011</mark> 11	1111001100	011001100	110011001			_	
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_co_cvalidpairs_rdy										
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_co_cvalidpairs_en	0									
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_co_cvalidpairs_eos	0		200							کر کے
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_m_fcutoffsquared_din /tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_common_g_kfcoloumb_din	3F999999 3F999999		3F9999 3F9999							
you_incerengine_arch/incerengine_arch_o/incerengine_brocess/p_common_g_vicebuland_ain xx /tb filterengine arch/filterengine arch_0/filterengine_process/thisstate	b1s7		b1s7							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/nextstate	b1s8		bis							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/stateen										
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/newstate										
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni173_patomone_m_fx	3F8CCCCC		3F8CC							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni174_patomone_m_fy	3F8CCCCC 3F8CCCCC		3F80 C							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni175_patomone_m_fz /tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni176_patomtwo_m_fx	3F999999		3F8CC 3F9999	999				_		
/tb filterengine_arch/filterengine_arch 0/filterengine_process/ni176_patomtwo_m_rx	3F999999		3F9999							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni178_patomtwo_m_fz	3F999999		3F9999							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni185_m_pchargetable_natomonec			40647/							
🍫 /tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni186_m_pchargetable_natomtwo			4028 D							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni194_kfatomonecharge	40891686		408916							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni189_fdistsquared	3CF5C296		3CF ¹ C							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni195_cvalidpairs_fchargeproduct /tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni76_diff_m_fx	412F78FD BDCCCCD0		4126 78 BDC C							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni84_dlff_m_fy	BDCCCCD0		BDC							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni92_diff_m_fz	BDCCCCD0		800.0							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni191_cvalidpairs_m_fx	BDCCCCD0		RDCCC							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni192_cvalidpairs_m_fy	BDCCCCD0		BDC	:cb0						
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni193_cvalidpairs_m_fz	BDCCCCD0		BDC C							
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni190_suif_tmp										
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni102_r_e_g_0 /tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni112_r_e_g_0		0011110101111000 0011110101111000								
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ni112_r_e_g_0 /tb_filterengine_arch/filterengine_arch_0/filterengine_process/t_12		011110101111000								
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/t_11		1111011111000111								
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ti134_pipeen	1									
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ti134_req	0									
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/t_10									و و و	کی کے
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/t_9	010000001000		0011C 01000	0001000100	10001011	010000110			ک کھی	کوریک
/tb_filterengine_arch/filterengine_arch_0/filterengine_process/ti132_pipeen	1									
	Now	168194000	0 os	1 1 1	1540469	000	- 1° - 1	1E4946	9200 ps	1.1.1.1
<e curs<="" td=""><td></td><td>154046888</td><td>And and a second se</td><td>68882 ps</td><td>1540465</td><td>roou ps</td><td></td><td>154046</td><td>9200 ps</td><td></td></e>		154046888	And and a second se	68882 ps	1540465	roou ps		154046	9200 ps	
		1		و امد معدد						
68857 ps to 1540469366 p sim:/tb_filterengine_arch/filterengine_arch_0/filterengine_process/p_cc		mlack data								-

Figure 5: Filter Engine Modelsim Simulation

• Easier to add functionality into a hardware block

Disadvantages:

- A long learning process of the limitations of this tool
- No widely available technical support and discussion forum
- Programming Model does not support external memory via PLB bus

4.2 Future improvement and suggestion

Our Project is only a preliminary step in developing an MD simulator running on FPGA using MPI protocol. First, the MPI protocol is not added in at this point due to the tight schedule. Second, mapping the entire software algorithm is almost impossible on FPGA. The chip area is not large enough to hold all the functions. Moreover, the traditional memory model used in software does not works well in hardware. To make things even worse, control flow instructions can dramatically reduce area efficiency thus reduce overall system performance. Therefore, new programming paradigm in designing accelerators on FPGAs has to be devised.

Since Hao Jun is going to continue on this project with Prof. Chow during the summer, he could improve the design in the following aspects:

	ve : • 😅 日 🛸 🚭	X B B 22 O- M	t % 🖄 🗶 🕱 👘					<u>_</u> ⊕ 11 ∎	
Bit Control (Control (Cont))))))))))))))))))))))))))))))))))))	┟┶┵┶	lf1 8.894		a 💶 🔳 💷			<u></u>		
B Computency and Computenc									
Bit Complexing and Computering in Constructions of the Constructions of the Computering in Constru						01 00111111001	1001100110011001100	1	
B. concubering: adv(concubering: access() adv(concubering: access() adv(concubering:									
bit bit bit bit bit bit bit Bit construenting, arch(monsteening, arch)(sonstruenting, process/bitstate 1									
D D <thd< th=""> <thd< th=""> <thd< th=""></thd<></thd<></thd<>						b4s0			
b. compdeenja: ard(compdeenja: process/part) ard (bah, n/s) speespeespeespeespeespeespeespeespeespe				b4s2		b4s1			
b. conceptency: add (conceptency: add									
(b) completenging arch/compatenging arcss) [182, pair _deba. nf.y. \$999999 \$999999 \$999999 (b) completenging arch/compatenging arcss) [182, pair _deba. nf.y. \$999999 \$999999 \$999999 (b) completenging arch/compatenging arcss) [182, pair _deba. nf.s. \$999999 \$999999 \$999999 (b) completenging arch/compatenging arcss) [182, pair _deba. nf.s. \$999999 \$999999 \$999999 (b) completenging arch/compatenging arcss) [182, pair _deba. nf.s. \$999999 \$999999 \$999999 (b) completenging arch/compatenging arcss) [182, pair _deba. nf.s. \$999999 \$9				1					
B. compolenging act/compatency act, Disconductory act, Disconducto									
B cmpderging_ach/compderging_process/plass_product P399999 P399999 B cmpderging_ach/compderging_process/plass_product P399999 P399999 B cmpderging_ach/compderging_process/plass_product P399999 P399999 P399999 B cmpderging_ach/compderging_process/plass_product P399999 P39999 P3									
Disconsularingine arch (consultaringine archs) (consultaringine process)(in 18 par (blan, in 1/2 Sepsonsularingine process) Sepsonsularin									
Bits Separatemps <									
(b) computengine, ard () (computengine) process() 195, Edv2 0000001 195516A 195516A 195516A (b) computengine , ard () (computengine) process() 195, Edv2 97651EA 37651EA 37651EA 195 (b) computengine , ard () (computengine) process() 195, Edv2 97651EA 37651EA 37651EA 10000001 (b) computengine , ard () (computengine) process() 195, Edv2 97651EA 37651EA 37651EA 10000001 10000001 (b) computengine , ard () (computengine , process() 195, Edv2 97651EA 37651EA 37651EA 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 10000001 100000001 100000000000 1000000000000000000000000000000000000									
ihb. computengine_with(computengine_meth)(computengine_process)(Lbi2 \$FESSIEA \$FESSIEA \$FESSIEA ibb. computengine_with(computengine_act)(computengine_process)(Lbi2 \$FESSIEA \$FESSIEA \$FESSIEA ibb. computengine_with(computengine_proces)(Lbi2 \$FESSIEA \$FESSIEA \$FESSIEA \$FESSIEA ibb. computengine_with(computengine_procis)(Lbi2 \$FESSIEA \$FESSIE									
The computering with Computering and Discretes/IP 5042 FRSSIEA									
b. computering. arXh (computering arXh. () Computering process/[126/2] PEBSIEA PEBSIEA PEBSIEA PEBSIEA //b. computering. arXh (computering arXh. () Computering process/[126/2] SPEBSIEA SPESSIEA SP									
/tb_computeringine_art/licomputeringine_art/licomputeringine_process/l_bd/2 3FB551EA 3FB551EA 3FB551EA 3FB551EA /tb_computeringine_art/licomputeringine_process/l_bd/2 3FB551EA 3FB551EA 3FB551EA 3FB551EA /tb_computeringine_art/licomputeringine_process/l_bd/2 3FB551EA 3FB551EA 3FB551EA 3FB551EA /tb_computeringine_art/licomputeringine_st/licomputeringine_process/l_bd/2 469A3070 459A3070 459A3070 459A3070 /tb_computeringine_art/licomputeringine_st/licomputeringine_process/lib37_Dd/2 469A3070 459A3070 459A3070 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
b. computering _ arch. (computering _ process/]_2dz2 FP651EA									
b. computering = arth(computering = arth.)(computering = process/1/3, 2dz 408,42070 \$F851EA \$F851EA \$F851EA \$F851EA (b. computering = arth)(computering = process/1/3, 2dz 408,42070 408,42070 \$68,42070 \$68,42070 \$68,42070 (b. computering = arth)(computering = process/1/3, 2dz 408,42070 408,42070 \$68,42070 \$									
ih. computengine_ach_Ocomputengine_process/n8_12d2 468.4870 468.4870 108.43070 108.43070 108.43070 ib. computengine_ach_Ocomputengine_process/n8_12d2 408.4070 108.43070 108.43070 108.43070 ib. computengine_ach_Ocomputengine_sch_Ocomputengine_process/n8_12d_2d2 408.43070 108.43070 108.43070 108.43070 ib. computengine_ach_Ocomputengine_sch_Ocomputengine_process/pld2d_ve 0 108.43070 108.43070 108.43070 ib. computengine_ach_Ocomputengine_sch_Ocomputengine_process/pld2d_ve 0 108.43070									
/tb_computering/ne_art/licomputering/ne_art/licomputering/ne_process/n187_12d2 408A3070 408A3070 408A3070 408A3070 /tb_computering/ne_art/licomputering/ne_art/licomputering/ne_process/n187_12d2 408A3070 408A3070 408A3070 408A3070 /tb_computering/ne_art/licomputering/ne_art/licomputering/ne_process/n187_12d2 408A3070 408A3070 408A3070 408A3070 /tb_computering/ne_art/licomputering/ne_process/n187_12d2 408A3070 408A3070 408A3070 408A3070 408A3070 /tb_computering/ne_art/licomputering/ne_process/n187_12d2 408A3070 408A3070 <td< td=""><td>/tb_computeenc</td><td>ine_arch/computeengine_arch_0/comp</td><td>iteengine_process/r_l2dr2</td><td>408A3D70</td><td></td><td>408A3D70</td><td></td><td></td><td></td></td<>	/tb_computeenc	ine_arch/computeengine_arch_0/comp	iteengine_process/r_l2dr2	408A3D70		408A3D70			
ib. computering: arch (computering: parces)[.bld2] 408A3070 408A3						408A3D70			
r/b_computerngine_arch/(computerngine_arch_0)computerngine_process/p_12d/2_dn 0 0 000000000000000000000000000000000000									
hb. computenging. arch. (Computenging process): [bbf2_dbd 408A3D70 408A3D70 <t< td=""><td></td><td></td><td></td><td>408A3D70</td><td></td><td>408A3D70</td><td></td><td></td><td></td></t<>				408A3D70		408A3D70			
hb. computeringarch_Otomputeringne_process/p_Ddddout 408A3070 408A3070 408A3070 408A3070 hb. computeringarch_Otomputeringne_process/p_Ddddout 0 0 0 0 0 0 hb. computeringarch_Otomputeringne_process/p_Ddddout 408A3070 408				40863070		40842070			
(hb_computeringine_sch_l)(computeringine_process/p_12bd_2, add/2 0 <									
Bits computengine _wtd/computengine _wtd0/computengine _process/p_2bd2dwd2 498.43070 198.430700 198.43070 198.43070				0					
hb. computenging. wch. 0)(computenging. process)[. bb/2. produces process][. bb/2. produces				408A3D70		408A3D70			
r/b. computeragine_with_(Computeragine_process/p_20/2 408A8770 408A8770 408A8770 /b_ computeragine_with_(Computeragine_process/p_20/2_m22 0 668A8770 668A8770 668A8770 /b_ computeragine_with_(Computeragine_process/p_20/2_m22 0 668A8770 678A8770 678A8770 678A8770	/tb_computeeng		uteengine_process/p_l2dr2_imm	408A3D70		408A3D70			
r/b_computeragine_arch/computeragine_process/p_2d/2_pm2 408/3070 408/3070 408/3070 408/3070 r/b_computeragine_arch/computeragine_process/p_2d/2_pm2 0 0 0 0 0 r/b_computeragine_arch/computeragine_process/p_2d/2_pm2 0 408/3070 400/300/30 400/300/30 400/300/30				0					
/tb.computeringing.sch0.computeringing.process/p.1042_rp2 0 100 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
ht/b_computeringine_arch/licomputeringine_process/l_b/d/ptr 498,43070 498,43070 498,43070 ht/b_computeringine_arch/licomputeringine_process/l_b/d/ptr 498,43070 498,43070 1 ht/b_computeringine_arch/licomputeringine_process/l_b/d/ptr 498,43070 1 1 ht/b_computeringine_arch/licomputeringine_process/l_b/d/ptr 498,43070 1 1 ht/b_computeringine_arch/licomputeringine_process/l_b/d/ptr 498,43070 1 1 ht/b_computeringine_arch/licomputeringine_process/l_b/d/ptr 6000000 1 1 ht/b_computeringine_arch/licomputeringine_process/l/d/liforez 6000000 1 1 ht/b_computeringine_arch/licomputeringine_process/l/d/liforez 6000000 1 1 ht/b_computeringine_arch/licomputeringine_process/l/d/liforez 6000000 1 1 ht/b_computeringine_arch/licomputeringine_process/l/d/liforez 6000000 1 1 ht/b_computeringine_arch/licomputeringine				408A3D70		408A3D70			
>/b_computering/ie_ard/i/computering/ie_ard/opticent/ie_ard/i/computering/ie_ard/ie_ard/ie_ard/ie_ard/ie_ard/ie_				40843070		40803070			
Nb computeringine_arch/computeringine_arch_locompletengine_process/j_Lifforcex 60000000 6000000 </td <td></td> <td></td> <td></td> <td>Market Market Street</td> <td></td> <td></td> <td></td> <td></td> <td></td>				Market Market Street					
b. computengine_arch(computengine_arch_g)/computengine_process/h209_lfforcey 8000000 9000					_				
b_computeragine_arch/computeragine_arch/locomputeragine_process/n209_Hforcey 60000000 000									و او و او و
Inb: computenzing: _sch\(computenzing: _sch\)(computenzing: _sch\)(com									
Nb_computeengine_arch_0(computeengine_arch_0(computeengine_process/n/210_)/fforce2 6000000 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>کر کے</td><td></td></t<>								کر کے	
Inb. computeengine_arch/computeengine_arch.0/computeengine_process/r_dx 06						8 1000 10000000000000000000000000000000			
Now 2234715000 ps 2234714000 ps 22347140000 ps 2234714000 ps 22347140000 ps 2234714000 ps 2234714000 ps 22347140000 ps 22347140000 ps 223471400000000000000000000000000000000000				8000000					
· 2234714600 ps 2234714600 ps 223	/ucomputeeng	ine_arch/compaceengine_arch_o/comp		~					
	•			Now	22347:	15000 ps 2234714	500 ps	2234714800 ps	22
	0			Cursor 1					
	tart 🛛 🔁	lib 🔂 🔂 ComputeEng	ne 🌈 HEXADECIMAL	🌈 impulse libaray	ModelSim SE 6.6	wave	W compute_sim1		EN 🔦 🕮 🖉 🔽 4:

Figure 6: Compute Engine Modelsim Simulation

- implement a better algorithm to perform MD simulation on hardware with low number of DSP cores
- use MPI as the coherence protocol
- implement multiple hardware computing engines to improve the performance of the design

APPENDIX

A Description of Design Tree

The following table illustrates the content of each folder for the project. There is also a README.txt file in the the directory that provides similar information.

Folder Name	Description					
src	customized IP core source code is in \pcore dir					
	1.FilterEngine Block dir					
	.\pcores\fsl_filterengine_arch_v1_00_a\hdl\vhdl					
	2.ComputeEngine Block dir					
	.\pcores\fsl_computeengine_arch_v1_00_a\hdl\vhdl					
sim	customized IP core simulation code is in \ModelSim dir					
	1.FilterEngine Block dir					
	.\sim					
	2.ComputeEngine Block dir					
	.\sim					
doc	This includes all the documents in the project					
	project proposal: Project_proposal.pdf					
	presentation slides: Final_presentation.pptx					
	group report: Group_report.pdf					
README	self explain the design project tree					

Figure 7: Project Tree

B Reference

[1]. MicroBlaze_0 processor reference: http://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf

[2]. FSL data sheet:

 $http://www.xilinx.com/support/documentation/ip_documentation/fsl_v20.pdf$

[3]. TFT controller data sheet:

http://www.xilinx.com/support/documentation/ip_documentation/xps_tft.pdf

[4]. Xilinx platform studio and EDK document: http://www.xilinx.com/ise/embedded/edk_docs.htm

[5]. Impulse C co-developer reference website: http://www.impulseaccelerated.com/