ECE1371 Advanced Analog Circuits Lecture 2

Higher-Order Modulators: MOD2 and MODN

Richard Schreier richard.schreier@analog.com

Trevor Caldwell trevor.caldwell@utoronto.ca

Course Goals

- Deepen understanding of CMOS analog circuit design through a top-down study of a modern analog system— a delta-sigma ADC
- Develop circuit insight through brief peeks at some nifty little circuits
 The circuit world is filled with many little gems that every competent designer ought to know.

ECE1371

2-2

2-4

					-
Date	Lecture		Lecture	Ref	Homework
2012-01-12	RS	1	Introduction: MOD1	ST 2, A	1: MOD1 in Matlab
2012-01-19	RS	2	MOD2 & MODN	ST 3, 4, B	2: MOD2 in Matlab
2012-01-26	RS	3	Example Design: Part 1	ST 9.1, CCJM 14	3: Swlevel MOD2
2012-02-02	тс	4	SC Circuits	R 12, CCJM 14	4: SC Integrator
2012-02-09	тс	5	Amplifier Design		
2012-02-16	тс	6	Amplifier Design		5: SC Int w/ Amp
2012-02-23	Reading Week + ISSCC- No Lecture				
2012-03-01	RS	7	Example Design: Part 2	CCJM 18	Start Project
2012-03-08	RS	8	Comparator & Flash ADC	CCJM 10	
2012-03-15	тс	9	Noise in SC Circuits	ST C	
2012-03-22	тс	10	Matching & MM-Shaping	ST 6.3-6.5, +	
2012-03-29	RS	11	Advanced $\Delta\Sigma$	ST 6.6, 9.4	
2012-04-05	тс	12	Pipeline and SAR ADCs	CCJM 15, 17	
2012-04-12	No Lecture				
2012-04-19	Project Presentation				

ECE1371

2-3

- **NLCOTD:** Dynamic Flip-Flop
- Standard CMOS version



• Can the circuit be simplified? Is a complementarty clock necessary?

ECE1371

Highlights (i.e. What you will learn today)

- 1 Second-order modulator (MOD2)
- 2 Arbitrary-order modulator (MOD*N*) design with the $\Delta\Sigma$ Toolbox



ECE1371

ECE1371



Review Summary

- $\Delta\Sigma$ works by spectrally separating the quantization noise from the signal Requires oversampling. $OSR \equiv f_s/(2f_B)$.
- Noise-shaping is achieved by the use of *filtering* and *feedback*
- A binary DAC is *inherently linear,* and thus a binary $\Delta\Sigma$ modulator is too
- MOD1 has $NTF(z) = 1 z^{-1}$ \Rightarrow Arbitrary accuracy for DC inputs. 9 dB/octave SQNR-OSR trade-off.
- MOD1-CT has inherent anti-aliasing

ECE1371

MOD2: 2nd-Order $\Delta \Sigma$ Modulator

[Ch. 3 of Schreier & Temes]

• Replace the quantizer in MOD1 with another copy of MOD1 in a recursive fashion:



ECE1371





ECE1371

2-9

2-10

2-8



In-band Quant. Noise Power

- For MOD2, $|H(e^{j\omega})|^2 \approx \omega^4$
- As before, $IQNP = \int_{0}^{\omega_{B}} |H(e^{j\omega})|^{2} S_{ee}(\omega) d\omega$ and $S_{ee}(\omega) = \sigma_{e}^{2}/\pi$

• So now
$$IQNP = \frac{\pi^4 \sigma_e^2}{5} (OSR)^{-5} \times$$

With binary quantization to ± 1 , $\Delta = 2$ and thus $\sigma_e^2 = \Delta^2/12 = 1/3$.

 "An octave increase in OSR increases MOD2's SQNR by 15 dB (2.5 bits)"

ECE1371



Simulation Example

Simulated MOD2 PSD Input at 50% of FullScale



C



SQNR vs. Input Amplitude MOD1 & MOD2 @ OSR = 256 120 100 80 SQNR (dB) MOD₂ Predicted SQNR 60 Simulated SQNR 4٨ MOD1 20 0 ⊑ -100 -80 -40 -20 -60 0 Input Amplitude (dBFS) ECE1371 2-15

SQNR vs. OSR



Audio Demo: MOD1 vs. MOD2 [dsdemo4]



MOD1 + MOD2 Summary

- ΔΣ ADCs rely on filtering and feedback to achieve high SNR despite coarse quantization They also rely on digital signal processing.
 ΔΣ ADCs need to be followed by a digital decimation filter and ΔΣ DACs need to be preceded by a digital interpolation filter.
- Oversampling eases analog filtering requirements Anti-alias filter in an ADC; image filter in a DAC.
- · Binary quantization yields inherent linearity
- MOD2 is better than MOD1

 15 dB/octave vs. 9 dB/octave SQNR-OSR trade-off.
 Quantization noise more white.
 Higher-order modulators are even better.

2-17

ECE1371





MODN's NTF is the Nth power of MOD1's NTF •

ECE1371

Predicted Performance

· In-band quantization noise power

$$IQNP = \int_{0.5/OSR} |NTF(e^{j2\pi f})|^2 \cdot S_{ee}(f) df$$
$$\approx \int_{0.5/OSR} (2\pi f)^{2N} \cdot 2\sigma_e^2 df$$
$$= \frac{\pi^{2N}}{(2N+1)(OSR)^{2N+1}}\sigma_e^2$$

Quantization noise drops as the (2*N*+1)th power • of OSR-(6N+3) dB/octave SQNR-OSR trade-off 2-21

ECE1371

NTF Comparison



ECE1371

2-19

Improving NTF Performance-**NTF Zero Optimization**

Minimize the integral of $|NTF|^2$ over the passband

Normalize passband edge to 1 for ease of calculation:



Solutions Up to Order = 8

Order	Optimal Zero Placement Relative to f _B	SQNR Improvement
1	0	0 dB
2	±1/√3	3.5 dB
3	0 , ±√3∕5	8 dB
4	$\pm \sqrt{3/7} \pm \sqrt{(3/7)^2 - 3/35}$	13 dB
5	0 , $\pm \sqrt{5/9} \pm \sqrt{(5/9)^2 - 5/21}$ [Y. Yang]	18 dB
6	±0.23862, ±0.66121, ±0.93247	23 dB
7	0, ±0.40585, ±0.74153, ±0.94911	28 dB
8	±0.18343, ±0.52553, ±0.79667, ±0.96029	34 dB

Topological Implication

· Feedback around pairs integrators:

2 Delaying Integrators



Not quite on the unit circle, but fairly close if g<<1.

ECE1371

Non-delaying + Delaying Integrators (LDI Loop)





i.e. $z = e^{\pm j\theta}$, $\cos\theta = 1 - g/2$ Precisely on the unit circle, regardless of the value of g.



Simulation of MOD3-1b (MOD3 with a Binary Quantizer)



• MOD3-1b is unstable, even with zero input!

ECE1371

2-25

2-27

2-29

2-26

Solutions to the Stability Problem Historical Order

- 1 Multi-bit quantization Initially considered undesirable because we lose the inherent linearity of a 1-bit DAC.
- 2 More general NTF (not pure differentiation) Lower the NTF gain so that quantization error is amplified less. Unfortunately, reducing the NTF gain reduces the amount by which quantization noise is attenuated.
- 3 Multi-stage (MASH) architecture

Sample Number

· Combinations of the above are possible

ECE1371

ECE1371

ECE1371



A modulator with *NTF* = *H* and *STF* = 1 is guaranteed to be stable if $|u| < u_{max}$ at all times, where $u_{max} = nlev + 1 - ||h||_1$ and $||h||_1 = \sum_{i=0}^{\infty} |h(i)|$

- In MODN $H(z) = (1 z^{-1})^N$, so $h(n) = \{1, -a_1, a_2, -a_3, \dots (-1)^N a_N, 0\dots\}, a_i > 0$ and thus $||h||_1 = H(-1) = 2^N$
- $nlev = 2^{N}$ implies $u_{max} = nlev + 1 ||h||_{1} = 1$ MODN is guaranteed to be stable with an N-bit quantizer if the input magnitude is less than $\Delta/2 = 1$. This result is quite conservative.
- Similarly, $n l e v = 2^{N+1}$ guarantees that MODN is stable for inputs up to 50% of full-scale

ECE1371

2-28

M-Step Symmetric Quantizer $\Delta = 2, (n | ev = M + 1)$ Modd: mid-rise Meven: mid-tread $\begin{array}{c} & & & \\ & & &$

Inductive Proof of $||h||_1$ Criterion

- Assume STF = 1 and $(\forall n)(|u(n)| \le u_{max})$
- Assume $|e(i)| \le 1$ for i < n.[Induction Hypothesis]

$$\begin{aligned} \mathbf{y}(n) &= \left| u(n) + \sum_{i=1}^{\infty} h(i) \mathbf{e}(n-i) \right| \\ &\leq u_{max} + \sum_{i=1}^{\infty} |h(i)| |\mathbf{e}(n-i)| \\ &\leq u_{max} + \sum_{i=1}^{\infty} |h(i)| = u_{max} + ||h||_1 - 1 \end{aligned}$$

Then $u_{max} = n |ev + 1 - ||h||_1$ $\Rightarrow |y(n)| \le n |ev|$

- $\Rightarrow |\vec{e}(n)| \leq 1$
- So by induction $|e(i)| \le 1$ for all i > 0

ECE1371

More General NTF

Instead of NTF(z) = A(z)/B(z) with $B(z) = z^n$, • use a more general B(z)

Roots of B are the poles of the NTF and must be inside the unit circle.



ECE1371

Moving the poles away from z = 1 toward z = 0makes the gain of the NTF approach unity.

The Lee Criterion for Stability in a 1-bit Modulator: $||H||_{\infty} \leq 2$ [Wai Lee, 1987]

- The measure of the "gain" of *H* is the maximum ٠ magnitude of H over frequency, aka the infinitynorm of $H: ||H||_{\infty} \equiv \max_{\omega \in [0, 2\pi]} (H(e^{j\omega}))$ Q: Is the Lee criterion <u>necessary</u> for stability?
- No. MOD2 is stable (for DC inputs less than FS) but $\|H\|_{\infty} = 4$.
- Q: Is the Lee criterion sufficient to ensure stability? No. There are lots of counter-examples, but $\|H\|_{\infty} \leq 1.5$ often works.

ECE1371

2-31

2-33

Simulated SQNR vs. ||H||... 5th-order NTFs; 1-b Quant.; OSR = 32 90 SQNR (dB) SQNR has a broad maximu 70 cliff! 50 2 ||**H**||_∞ 1.25 1.5 1.75 0 umax (dBFS) -10 Stable input limit drops as H increa -20 1 25 2 ||**H**||__ 1.5 1.75

SQNR Limits— 1-bit Modulation



SQNR Limits for 2-bit Modulators



SQNR Limits for 3-bit Modulators



Generic Single-Loop $\Delta \Sigma$ ADC

Linear Loop Filter + Nonlinear Quantizer:



 $\Delta\Sigma$ Toolbox

http://www.mathworks.com/matlabcentral/fileexchange Search for "Delta Sigma Toolbox"



 $\Delta\Sigma$ Toolbox Modulator Model



NTF Synthesis

- Not all NTFs are realizable Causality requires h(0) = 1, or, in the frequency domain, $H(\infty) = 1$. Recall $H(z) = h(0)z^0 + h(1)z^{-1} + ...$
- Not all NTFs yield stable modulators Rule of thumb for single-bit modulators: $\|H\|_{\infty} < 1.5$ [Lee].
- Can optimize NTF zeros to minimize the mean-square value of H in the passband
- The NTF and STF share poles, and in some modulator topologies the STF zeros are not arbitrary

Restrict the NTF such that an all-pole STF is maximally flat. (Almost the same as Butterworth poles.)

ECE1371

2-40



Lowpass Example [dsdemo1] 5th-order NTF, all zeros at DC



Improved 5th-Order Lowpass NTF Zeros optimized for OSR=32



ECE1371

ECE1371

2-43

Improved NTF



Bandpass Example OSR = 64:center frequency f0 = 1/6;H=synthesizeNTF(6,OSR,1,[],f0);.. [] or NaN means use default value, i.e. Hinf = 1.5 1 x ×× ×× × 2-45

Bandpass NTF and STF



Summary: NTF Selection

- · If OSR is high, a single-bit modulator may work
- To improve SQNR, • Optimize zeros, Increase $\|H\|_{\infty}$, or Increase order.
- If SQNR is insufficient, must use a multi-bit • design Can turn all the above knobs to enhance
 - performance.
- Feedback DAC assumed to be ideal

NTF-Based Simulation [dsdemo2] order=5; OSR=32; ntf = syeNTF(order,OSR,1); ntf = synthesizeNTF(order,OSR,1); N=2^17; fbin=559; A=0.5; % 128K points input = A*sin(2*pi*fbin/N*[0:N-1]); output = simulateDSM(input,ntf); spec = fft(output.*ds han(N)/(N/4)); plot(dbv(spec(1:N/(2*OSR))));





SNR vs. Amplitude: simulateSNR



Homework #2– Part A

Create a Matlab function that computes MOD2's output sequence given a vector of input samples and exercise your function in the following ways:

- 1 Plot the error $\overline{v} u$ as a function of u using 100point rectangular and triangular averages for \overline{v} .
- 2 Produce a spectral plot like that on Slide 14.
- 3 Compare the in-band guantization noise of your system with a half-scale sine-wave input against the relation given on Slide 12 for OSR in $[2^3, 2^{10}]$.

$$\frac{N-1}{*. \overline{\mathbf{v}_{tri}}} = \sum_{n=0}^{N-1} tri(n) \mathbf{v}(n), tri = rect_{(N/2)} * rect_{(N/2)}$$

Homework #2– Part B

Extract code from dsdemo1 & dsdemo2 and modify it to:

- 1 Create a 3rd-order NTF with zeros optimized for OSR = 32. Plot the poles/zeros and frequency response of your NTF.
- 2 Simulate a 3-level $\Delta\Sigma$ modulator with this NTF. Plot example input and output waveforms. Plot a spectrum and the predicted noise curve.[†] Plot the SQNR vs. input amplitude curve and note the maximum stable input.

ECE1371

2-52

2-54



Example Matlab Code

```
function [v] = simulateMOD2(u)
    x1 = 0;
    x^2 = 0;
    for i = 1:length(u)
        v(i) = quantize(x2);
        x1 = x1 + u(i) - v(i);
        x^2 = x^2 + x^1 - v(i);
    end
return
function v = quantize(y)
    if y>=0
        v = 1;
    else
          = -1;
    end
return
ECE1371
```

^{†.} Beware that with an *M*-step modulator, the full-scale is *M* and this must be accounted for in normalizing the FFT and in computing the expected noise curve. You ought to check your code using a large value for M, say M = 20.

What You Learned Today And what the homework should solidify

- 1 Second-order modulator (MOD2)
- 2 Arbitrary-order modulator (MOD*N*) design with the $\Delta\Sigma$ Toolbox

NLCOTD: True Single-Phase Dynamic FF



TSPFF Gotchas

Possible high current if clock is stopped.

Need to add devices that hold the dynamic nodes at

Won't work if clock is too slow.

Vulnerable to metastability.

- + Clock not inverted anywhere
- + Small

Leakage:

a safe value.

No positive feedback

+ Fast

ECE1371

•

ECE1371

2-55

TSPFF Operation

ECE1371

2-57

ECE1371

2-58