ECE1371 Advanced Analog Circuits Lecture 3

EXAMPLE DESIGN-PART 1

Richard Schreier richard.schreier@analog.com

Trevor Caldwell trevor.caldwell@utoronto.ca

Course Goals

- Deepen understanding of CMOS analog circuit design through a top-down study of a modern analog system— a delta-sigma ADC
- Develop circuit insight through brief peeks at some nifty little circuits

The circuit world is filled with many little gems that every competent designer ought to know.

Date	Lecture			Ref	Homework
2012-01-12	RS	1	Introduction: MOD1	ST 2, A	1: MOD1 in Matlab
2012-01-19	RS	2	MOD2 & MODN	ST 3, 4, B	2: MOD2 in Matlab
2012-01-26	RS	3	Example Design: Part 1	ST 9.1, CCJM 14	3: Swlevel MOD2
2012-02-02	тс	4	SC Circuits	R 12, CCJM 14	4: SC Integrator
2012-02-09	тс	5	Amplifier Design		
2012-02-16	тс	6	Amplifier Design		5: SC Int w/ Amp
2012-02-23	Reading Week + ISSCC- No Lecture				
2012-03-01	RS	7	Example Design: Part 2	CCJM 18	Start Project
2012-03-08	RS	8	Comparator & Flash ADC	CCJM 10	
2012-03-15	тс	9	Noise in SC Circuits	ST C	
2012-03-22	тс	10	Matching & MM-Shaping	ST 6.3-6.5, +	
2012-03-29	RS	11	Advanced $\Delta\Sigma$	ST 6.6, 9.4	
2012-04-05	тс	12	Pipeline and SAR ADCs	CCJM 15, 17	
2012-04-12	No Lecture				
2012-04-19	Project Presentation				

Highlights (i.e. What you will learn today)

- **1 MOD2 implementation**
- 2 Switched-capacitor integrator Switched-C summer & DAC too
- 3 Dynamic-range scaling
- 4 kT/C noise
- 5 Verification strategy

3-3



3-5





3-7

Review: Simulated MOD2 PSD Input at 50% of FullScale



Review: Advantages of $\Delta\Sigma$

• ADC: Simplified Anti-Alias Filter Since the input is oversampled, only very high frequencies alias to the passband. A simple RC section often suffices.

If a continuous-time loop filter is used, the anti-alias filter can often be eliminated altogether.

• DAC: Simplified Reconstruction Filter

The nearby images present in Nyquist-rate reconstruction can be removed digitally.

+ Inherent Linearity

Simple structures can yield very high SNR.

+ Robust Implementation

 $\Delta\Sigma$ tolerates sizable component errors.

ECE1371

3-9

Let's Try Making One!

- Clock at f_s = 1 MHz. Assume BW = 1 kHz.
- $\Rightarrow OSR = f_s / (\mathbf{2} \cdot \mathbf{BW}) = \mathbf{500} \approx \mathbf{29}$
- MOD1: SQNR ~ 9 dB/octave 9 octaves = 81 dB
- MOD2: SQNR ≈ 15 dB/octave 9 octaves =135 dB Actually more like 120 dB.
- SQNR of MOD1 is not bad, but SQNR of MOD2 is awesome!

In addition to MOD2's SQNR advantage, MOD2 is usually preferred over MOD1 because MOD2's quantization noise is more well-behaved.

What Do We Need?



- **1** Summation blocks
- 2 Delaying and non-delaying discrete-time integrators
- 3 Quantizer (1-bit)
- 4 Feedback DACs (1-bit)
- 5 Decimation filter (not shown) Digital and therefore "easy."

ECE1371

3-11

Switched-Capacitor Integrator







3-13

$$q_{2}(n+1) = q_{2}(n) + q_{1}(n)$$
$$zQ_{2}(z) = Q_{2}(z) + Q_{1}(z)$$
$$Q_{2}(z) = \frac{Q_{1}(z)}{z-1}$$

- This circuit integrates charge
- Since $Q_1 = C_1 V_{in}$ and $Q_2 = C_2 V_{out}$ $\frac{V_{out}(z)}{V_{in}(z)} = \frac{C_1 / C_2}{z - 1}$
- Note that the voltage gain is controlled by a *ratio* of capacitors

With careful layout, 0.1% accuracy is possible.

Summation + Integration



⇒ Adding an extra input branch accomplishes addition, with weighting

ECE1371

3-15

1b DAC + Summation + Integration





3-17

Non-Delaying Integrator





ECE1371

3-19

$$q_{2}(n+1) = q_{2}(n) - q_{1}(n+1)$$

$$zQ_{2}(z) = Q_{2}(z) - zQ_{1}(z)$$

$$\frac{Q_{2}(z)}{Q_{1}(z)} = -\frac{z}{z-1}$$

$$\frac{V_{out}(z)}{V_{in}(z)} = -\left(\frac{C_{1}}{C_{2}}\right)\frac{z}{z-1}$$

• Delay-free integrator (inverting)



3-21

Half-Delay Integrator

- Output is sampled on a different phase than the input
- Some use the notation $H(z) = \frac{z^{-1/2}}{z-1}$ to denote the shift in sampling time

I consider this an abuse of notation.

- ⇒ A circuit which samples on ϕ 1 and updates on ϕ 2 is non-delaying, i.e. H(z) = z/(z-1), whereas a circuit which samples on ϕ 2 and updates on ϕ 1 is delaying, i.e. H(z) = 1/(z-1).

Timing in a $\Delta \Sigma$ ADC

- The safest way to deal with timing is to construct a timing diagram and verify that the circuit implements the desired difference equations
- E.g. MOD2:



Difference Equations:

$$V(n) = Q(x_2(n))$$
 (0)

$$x_1(n+1) = x_1(n) - v(n) + u(n)$$
 (1)

$$x_2(n+1) = x_2(n) - v(n) + x_1(n+1)$$
 (2)

ECE1371

3-23

Switched-Capacitor Realization



Signal Swing

- So far, we have not paid any attention to how much swing the op amps can support, or to the magnitudes of u, V_{ref} , x_1 and x_2
- For simplicity, assume: the full-scale range of *u* is ±1 V, the op-amp swing is also ±1 V and V_{ref} = 1 V
- We still need to know the ranges of x₁ and x₂ in order to accomplish *dynamic-range scaling*

ECE1371

3-25

Dynamic-Range Scaling

 In a linear system with known state bounds, the states can be scaled to occupy any desired range



State Swings in MOD2 Linear Theory $U + z^{X_1} + z^{X_2} Q^{V_1}$ $V = z^{-1}U + (1 - z^{-1})^2 E$ $X_1 = \frac{z}{z-1}(U-V) = U - (1 - z^{-1})E$ $X_2 = V - E = z^{-1}U + (-2z^{-1} + z^{-2})E$

• If *u* is constant and *e* is white with power $\underline{\sigma}_{e}^{2} = 1/3$, then $x_{1} = u$, $\sigma_{x_{1}}^{2} = 2\sigma_{e}^{2} = 2/3$, $x_{2} = u$ and $\sigma_{x_{2}}^{2} = 5\sigma_{e}^{2} = 5/3$

ECE1371

3-27



Observations

The match between simulations and our linear theory is fair for x_1 , but poor for x_2

 x_1 's mean and standard deviation match theory, although x_1 's distribution does not have the triangular form that would result if e were white and uniformly-distributed in [-1,1].

 x_2 's mean is 50-100% high, its standard deviation is ~25% low, and the distribution is weird.

 \Rightarrow Our linear theory is not adequate for determining signal swings in MOD2

> No real surprise. Linear theory does not handle overload, i.e. where $x_1, x_2 \rightarrow \infty$ when u > 1.

Is there a better theory? Yes, but it is complicated and gives minimal insight.

ECE1371

3-29



MOD2 Simulated State Bounds

Scaled MOD2

• Take $||x_1||_{\infty} = 3$ and $||x_2||_{\infty} = 9$ The first integrator should not saturate. The second integrator will not saturate for dc inputs up to -3 dBFS and possibly as high as -1 dBFS.

Our scaled version of MOD2 is thus



ECE1371

3-31



• How do we determine C?



• Fact: Regardless of the value of *R*, the meansquare value of the voltage on *C* is

$$\overline{v_n^2} = \frac{kT}{C}$$

where $k = 1.38 \times 10^{-23}$ J/K is *Boltzmann's* constant and *T* is the temperature in Kelvin

The ms noise charge is $\overline{q_n^2} = C^2 \overline{v_n^2} = kTC$.

ECE1371

3-33

Derivation of kT/C Noise

 Equipartition of Energy physical principle: "In a system at thermal equilibrium, the average energy associated with any degree of freedom is ¹/₂kT."

This applies to the kinetic energy of atoms (along each axis of motion), vibrational energy in molecules and to the potential energy in electrical components.

- Fact: The energy stored in a capacitor is $\frac{1}{2}CV^2$
- So, according to equipartition, $\frac{1}{2}\overline{CV^2} = \frac{1}{2}kT$, or

$$\overline{V^2} = \frac{kT}{C}$$

Implications for an SC Integrator

 Each charge/discharge operation has a random component

The amplifier plays a role during phase 2, but we'll assume that the noise in both phases is just kT/C. We'll revisit this assumption in Lecture 9.

• For a given cap, these random components are essentially uncorrelated, so the noise is white



ECE1371

3-35

Integrator Implications (cont'd)

• This noise charge is equivalent to a noise voltage with ms value $v_n^2 = 2kT/C_1$ added to the input of the integrator:



- This noise power is spread uniformly over all frequencies from 0 to $f_s/2$
- \Rightarrow The power in the band [0, f_B] is v_B^2 / OSR

Differential Noise



- Twice as many switched caps
 ⇒ twice as much noise power
- The input-referred noise power in our differential integrator is

$$\overline{v_n^2} = 4kT/C_1$$

ECE1371

3-37

INT1 Absolute Capacitor Sizes For SNR = 100 dB @ –3-dBFS input

• The signal power is

$$\overline{V_s^2} = \frac{1}{2} \cdot \frac{(1 \ V)^2}{2} = 0.25 \ V^2$$

-3 dBFS
$$\frac{A^2}{2}$$

• Therefore we want $\overline{v_{n,\text{ in-band}}^2} = 0.25 \times 10^{-10} \text{ V}^2$

• Since
$$\overline{v_{n,\text{ in-band}}^2} = \overline{v_n^2} / OSR$$

$$C_1 = \frac{4kT}{\overline{v_n^2}} = 1.33 \text{ pF}$$

• If we want 10 dB more SNR, we need 10x caps



3-39

INT2 Absolute Capacitor Sizes

 In-band noise of second integrator is greatly attenuated



- \Rightarrow Capacitor sizes not dictated by thermal noise
- Charge injection errors and desired ratio accuracy set absolute size

A reasonable size for a small cap is currently ~10 fF.

Behavioral Schematic



Verification

Open-loop verification

- 1 Loop filter
- 2 Comparator

Since MOD2 is a 1-bit system, all that can go wrong is the polarity and the timing. Usually the timing is checked by (1), so this verification step is not needed.

Closed-loop verification

- 3 Swing of internal states
- 4 Spectrum: SQNR, STF gain
- 5 Sensitivity, start-up, overload recovery, ...

Loop-Filter Check— Theory

• Open the feedback loop, set *u* = 0 and drive an impulse through the feedback path



• If x₂ is as predicted then the loop filter is correct At least for the feedback signal, which implies that the NTF will be as designed.

```
ECE1371
```

3-43



*. "In theory there is no difference between theory and practice. But in practice there is."

ECE1371

3-44

Hey! You Cheated!

- An impulse is {1,0,0,...}, but a binary DAC can only output ±1, i.e. it cannot produce a 0
- Q: So how can we determine the impulse response of the loop filter through simulation?
- A: Do two simulations: one with $v = \{-1, -1, -1, ...\}$ and one with $v = \{+1, -1, -1, ...\}$. Then take the difference. According to superposition, the result is the response to $v = \{2, 0, 0, ...\}$, so divide by 2.

To keep the integrator states from growing too quickly, you could also use $v = \{-1, -1, +1, -1, ...\}$ and then $v = \{+1, -1, +1, -1, ...\}$.

ECE1371

3-45



Unclear Spectrum



3-47

ECE1371

Professional Spectrum



SQNR dominated by –109-dBFS 3rd harmonic

Implementation Summary

- 1 Choose a viable SC topology and manually verify timing
- 2 Do dynamic-range scaling You now have a set of capacitor ratios. Verify operation: loop filter, timing, swing, spectrum.
- 3 Determine absolute capacitor sizes Verify noise.
- 4 Determine op-amp specs and construct a transistor-level schematic Verify everything.
- 5 Layout, fab, debug, document, get customers, sell by the millions, go public, ...

ECE1371

3-49

Differential vs. Single-Ended

 Differential is more complicated and has more caps and more noise ⇒ single-ended is better?



 Same capacitor area ⇒ same SNR Differential is generally preferred due to rejection of even-order distortion and common-mode noise/ interference.

Double-Sampled Input



- Doubles the effective input signal
- Allows C_1 to be 1/4 the size for the same SNR
- Doubles the sampling rate of the signal, thereby easing AAF further

ECE1371

3-51

Shared vs. Separate Input Caps

• Separate caps ⇒ More noise:



 But using separate caps allows input CM to be different from reference CM, and so is often preferred in a general-purpose ADC

Signal-Dependent Ref. Loading

• Another practical concern is the current draw from the reference



• If the reference current is signal-related, harmonic distortion can result

ECE1371

3-53

Shared Caps and Ref. Loading



Thus

$$\bar{I} = \frac{C}{T} (V_{ref} - v \cdot V_u / 2)$$

- If $u = A \sin \omega_u t$, then v = u + error also contains a component at ω_u and thus *I* contains a component at $\omega = 2\omega_u$.
- Since ADC Output ∝ V_{in}(1 + εsin ωt), the signaldependent reference current in our circuit can produce 3rd-harmonic distortion

Also, the load presented to the driving circuit is dependent on *v* and this noisy load can cause trouble.

• With separate caps, the reference current is signal-independent

Yet another reason for using separate caps.

ECE1371

3-55

Unipolar Reference



Be careful of the timing of v relative to the integration phase!



3-57

Homework #3

Construct a differential switched-capacitor implementation of MOD2 using ideal elements (switches, capacitors, amplifiers, comparator) and verify it.

Scale the circuit such that the full-scale differential input range is [-1,+1] V and the op amp swing is 0.5 V_{p,diff} at -6 dBFS. You may assume that -0.5-V and +0.5-V references are available and that the input is available in differential form.

Choose capacitor values such that the SNR with a -6 dBFS input will be ~85 dB when OSR = 128. You may assume that the only source of noise is kT/C noise.

Homework Deliverables

- 1 Schematic of MOD2 with annotated DC node voltages
- 2 Open-loop impulse response plot
- 3 Transient of input signal and integrator outputs for a –6-dBFS input
- 4 Spectrum of output data for a –6-dBFS input, with SNDR calculated
- 5 SNDR vs. input amplitude plot
- 6 kT/C noise calculation (justify your choice of C)

ECE1371

3-59

What You Learned Today And what the homework should solidify

- **1 MOD2 implementation**
- 2 Switched-capacitor integrator Switched-C summer & DAC too
- 3 Dynamic-range scaling
- 4 kT/C noise
- **5** Verification strategy