ECE1371 Advanced Analog Circuits Lecture 6

COMPARATOR & FLASH ADC DESIGN

Richard Schreier richard.schreier@analog.com

Trevor Caldwell trevor.caldwell@utoronto.ca

Course Goals

 Deepen understanding of CMOS analog circuit design through a top-down study of a modern analog system

The lectures will focus on Delta-Sigma ADCs, but you may do your project on another analog system.

 Develop circuit insight through brief peeks at some nifty little circuits

The circuit world is filled with many little gems that every competent designer ought to know.

Date	Lecture			Ref	Homework
2008-01-07	RS	1	Introduction: MOD1 & MOD2	S&T 2-3, A	Matlab MOD2
2008-01-14	RS	2	Example Design: Part 1	S&T 9.1, J&M 10	Switch-level sim
2008-01-21	RS	3	Example Design: Part 2	J&M 14	Q-level sim
2008-01-28	тс	4	Pipeline and SAR ADCs	J&M 11, 13	Pipeline DNL
2008-02-04			ISSCC- No Lecture		
2008-02-11	RS	5	Advanced $\Delta \Sigma$	S&T 4, 6.6, 9.4, B	$\Delta \Sigma$ Toolbox; Proj.
2008-02-18			Reading Week- No Leo		
2008-02-25	RS	6	Comparator & Flash ADC	J&M 7	
2008-03-03	тс	7	SC Circuits	J&M 10	
2008-03-10	тс	8	Amplifier Design		
2008-03-17	тс	9	Amplifier Design		
2008-03-24	тс	10	Noise in SC Circuits	S&T C	
2008-03-31	Project Presentation				
2008-04-07	тс	11	Matching & MM-Shaping		
2008-04-14	RS	12	Switching Regulator		Project Report

6-3

3-Phase Non-Overlapping Clock Generator?



Recall 2-Phase Clock Generator:



ECE1371

6-5



- Rest state is $\overline{R1}=\overline{R2}=\overline{R3}=HIGH$, P1=P2=P3=LOW
- The first R signal to go low sets the corresponding P and locks out all others

3 Possibly-Overlapping Phases To 3 Non-Overlapping Phases



ECE1371

6-7

One Solution



NLCOTD: Linear Transconductor



6-9

Highlights (i.e. What you will learn today)

- **1** Operation of Example Comparator Circuit
- 2 Regeneration Time Constant
- 3 Metastability, Probability of Error
- 4 Dynamic Offset
- **5** Other Comparator Circuits
- 6 A Bunch of Transconductor Circuits

Background: Filtered White Noise



 The power of the output is the product of the PSD and the power gain of the filter

• Example: $h(t) = \begin{cases} 1 & 0 \le t \le T \\ 0 & \text{otherwise} \end{cases}$

 $\Rightarrow \sigma_y^2 = \mathbf{ST}$

ECE1371

6-11

Circuits Application: Integrated White Noise



- Variance of *V* increases linearly with time
- "Random Walk" or "Brownian Motion" For any given increment of time Δt , the change in *V* is a random variable with constant variance $\delta(t) \equiv V(t) - V(t - \Delta t) \Rightarrow \sigma_{\delta}^2 = \text{constant}$



6-13

Background: PDF of a Sum

- Suppose x and y are two independent random variables with probability density functions (PDFs) ρ_x(x) and ρ_y(y)
- Then the PDF of their sum is the convolution of the individual PDFs

$$\boldsymbol{z} = \boldsymbol{x} + \boldsymbol{y} \Rightarrow \rho_{\boldsymbol{z}}(\boldsymbol{z}) = \int_{-\infty}^{\infty} \rho_{\boldsymbol{x}}(\boldsymbol{x}) \rho_{\boldsymbol{y}}(\boldsymbol{z} - \boldsymbol{x}) d\boldsymbol{x}$$

Review: Latched Comparator From Lecture #3's 1-MHz MOD2



Set/Reset Latch:



Inverter thresholds are chosen so that the inverters respond only after R/S have resolved.

• Falling phase 1 initiates regenerative action S and R connected to a Set/Reset latch.

ECE1371

6-15

Phase 1 = High: "Reset" Mode



- Grayed-out devices are off
 ⇒ the active part of the comparator is reset
- R and S are low \Rightarrow the SR latch is in hold mode







6-19



ECE1371



Latch Mode Dynamics

For V_{in} near the trip point, an inverter is essentially just a transconductor:



So near balance the comparator looks like this:





CM component decays exponentially

ECE1371

6-23



Metastability

- Metastability is fundamentally unavoidable
- Assuming the universe is continuous and deterministic, a comparator can be unresolved for any length of time



ECE1371

6-25

Probability of Error, P_E

$$P_{E} = P\{\text{not resolved by time } t\}$$
$$= P\left\{V_{in} < \exp\left(\frac{t - t_{0}}{\tau}\right)\right\}$$

- Take $t_0 = 100$ ps and $\tau = 20$ ps
- Then for t = 500 ps (1 GHz clock with a halfcycle between the comparator's clock and the clock of the subsequent latch),

$$\boldsymbol{P}_{\boldsymbol{E}} = \boldsymbol{P}\{|\boldsymbol{V}_{\boldsymbol{in}}| < 2 \text{ nV}\}$$

• Assuming V_{in} is uniformly distributed in [-0.5, +0.5] V, $P_E = 2 \times 10^{-9}$ Metastability occurs twice a second!

ECE1371

Quantized Charge Helps?

- If C = 20 fF, then 1 electron yields 8 μ V
- V_{in} = 2 nV and hence metastability impossible?

- + Unless V_{offset} is within 2 nV of one of the discrete V_{in} levels, metastability can't happen
- But if V_{offset} is within 2 nV of an allowed V_{in} level, metastability will be abnormally frequent
- Offset drift will tend to make metastability appear/disappear sporadically (?)

ECE1371

6-27

Noise Helps?

- kT/C = 500 μ V, so it is impossible to guarantee that metastability will result even if V_{in} = 0
- + Noise does help a comparator resolve if it is metastable
- But for any given noise (random initial condition), there is always an input which results in metastability
- Noise makes it hard to set initial conditions that will result in metastability, but does not reduce the probability of error

What About Noise During Regeneration?



Noise from the g_ms prevents metastability?

ECE1371

6-29

Differential Circuit



ECE1371

Let's "Make Numbers"

- Assume $g_m = 1 \text{ mA/V}$, C = 20 fF, t = 400 ps $\Rightarrow \tau = 20 \text{ ps}$; 20 τ to resolve
- If v₀ uniformly distributed in [-2,+2] mV, then 1st term is uniformly distributed in [-1,+1] MV
- Standard deviation of 2nd term is 250 kV Equivalent to a 0.5-mV initial condition
- Noise during regeneration helps when the input is known to be small, but is usually negligible compared to the exponential growth of the initial conditions

ECE1371

6-31



 Obvious sources of offset include mismatch in the input differential pair as well as mismatch in the regenerating devices

Dynamic Offset



- Mismatched parasitic capacitance also causes offset 20 mV/fF for this comparator!
- Bad design- Can fix this!

ECE1371

6-33

Improved Comparator [S&T Fig. 9.36]



- Reset when CK = 1; regenerates when CK = 0
- x & y don't step if biased properly Mismatch in overlap capacitance still a problem.

Reducing Offset with a Preamp



V_{off,tot} = V_{off,amp} + V_{off,comp} /A

- + Comparator offset is reduced by preamp gain Amplifier offset dominates.
- + Amplifier also isolates driving stage from "charge kickback"
- Amplifier bandwidth limits speed, especially recovery from overload

ECE1371

6-35

Auto-zeroed SC Comparator [J&M Fig 13.17]



- During P1, the inverter/amplifier is biased at its threshold/offset voltage
- During P2, the difference between V_{in} and V_{ref} is amplified



6-37



Precharges regeneration nodes low & digital output nodes high



6-39





NLCOTD: Linear Transconductors Degenerated Differential Pair



+ Simple!

– $~V_{gs}$ varies nonlinearly with $I_{out} \,{\Rightarrow}\, g_m$ is nonlinear

Force Constant V_{gs}



• I_d constant \Rightarrow V_{gs} constant

- Linearity dependent on current-mirror linearity

ECE1371

6-43



- V_{gs} of input devices replicated in cascodes and distortion-cancelling current injected into output
- + All NMOS \Rightarrow fast
- Cancellation depends on matching Should tie bulk to source?

Add Op Amps



- + Linearity limited only by op amp gain and BW
- + High output resistance
- Output compliance depends on input swing

ECE1371

6-45

Mirror the Output Current



- + Output compliance is VDD 2 V_{dsat}
- Top of differential pair at VDD V_{gs}

Fold the Output Current



- + Increased headroom for differential pair
- + Increased output resistance

ECE1371

6-47

Multi-Tanh Doublet [Gilbert JSSC Dec. 1998]



- With BJTs, ratioing the emitter areas creates a well-controlled offset
- With the right offset, the cubic term in the nonlinearity is zero!

$$n = 2 + \sqrt{3} = 3.73 \approx 15/4$$

MOS Quad



 Supposedly can get less distortion than a degenerated differential pair by fiddling with W/L

ECE1371

6-49

What You Learned Today

- **1** Operation of Example Comparator Circuit
- 2 Regeneration Time Constant
- 3 Metastability, Probability of Error
- 4 Dynamic Offset
- **5** Other Comparator Circuits
- 6 A Bunch of Transconductor Circuits