

ECE1371 Advanced Analog Circuits

Lecture 6

COMPARATOR & FLASH ADC DESIGN

Richard Schreier
richard.schreier@analog.com


Trevor Caldwell
trevor.caldwell@utoronto.ca

Course Goals



- **Deepen understanding of CMOS analog circuit design through a top-down study of a modern analog system**
The lectures will focus on Delta-Sigma ADCs, but you may do your project on another analog system.
- **Develop circuit insight through brief peeks at some nifty little circuits**
The circuit world is filled with many little gems that every competent designer ought to know.

Date	Lecture		Ref	Homework
2008-01-07	RS	1	Introduction: MOD1 & MOD2	S&T 2-3, A Matlab MOD2
2008-01-14	RS	2	Example Design: Part 1	S&T 9.1, J&M 10 Switch-level sim
2008-01-21	RS	3	Example Design: Part 2	J&M 14 Q-level sim
2008-01-28	TC	4	Pipeline and SAR ADCs	J&M 11, 13 Pipeline DNL
2008-02-04	ISSCC– No Lecture			
2008-02-11	RS	5	Advanced $\Delta\Sigma$	S&T 4, 6.6, 9.4, B $\Delta\Sigma$ Toolbox; Proj.
2008-02-18	Reading Week– No Lecture			
2008-02-25	RS	6	Comparator & Flash ADC	J&M 7
2008-03-03	TC	7	SC Circuits	J&M 10
2008-03-10	TC	8	Amplifier Design	
2008-03-17	TC	9	Amplifier Design	
2008-03-24	TC	10	Noise in SC Circuits	S&T C
2008-03-31	Project Presentation			
2008-04-07	TC	11	Matching & MM-Shaping	
2008-04-14	RS	12	Switching Regulator	Project Report

3-Phase Non-Overlapping Clock Generator?




Recall 2-Phase Clock Generator:



ECE1371

6-5

3-Way Arbitration




- Rest state is $\overline{R1}=\overline{R2}=\overline{R3}=\text{HIGH}$, $P1=P2=P3=\text{LOW}$
- The first \overline{R} signal to go low sets the corresponding P and locks out all others

ECE1371

6-6


3 Possibly-Overlapping Phases To 3 Non-Overlapping Phases



ECE1371

6-7


One Solution



ECE1371

6-8

NLCOTD: Linear Transconductor



- Useful in
 - 1 gm-C filter
 - 2 LNA
 - 3 mixer
 - 4 CT $\Delta\Sigma$ ADC

ECE1371

6-9

Highlights


(i.e. What you will learn today)

- 1 Operation of Example Comparator Circuit
- 2 Regeneration Time Constant
- 3 Metastability, Probability of Error
- 4 Dynamic Offset
- 5 Other Comparator Circuits
- 6 A Bunch of Transconductor Circuits

ECE1371

6-10

Background: Filtered White Noise



- The power of the output is the product of the PSD and the power gain of the filter


- Example: $h(t) = \begin{cases} 1 & 0 \leq t \leq T \\ 0 & \text{otherwise} \end{cases}$

$$\Rightarrow \sigma_y^2 = ST$$

ECE1371

6-11

Circuits Application: Integrated White Noise




- Variance of V increases linearly with time
- “Random Walk” or “Brownian Motion”
For any given increment of time Δt , the change in V is a random variable with constant variance

$$\delta(t) \equiv V(t) - V(t - \Delta t) \Rightarrow \sigma_\delta^2 = \text{constant}$$

ECE1371

6-12

Today's Application



$$h(t) = \begin{cases} e^{t/\tau} & 0 \leq t \leq T \\ 0 & \text{otherwise} \end{cases}$$

$$\sigma_y^2 = \frac{S\tau}{4} \left(e^{\frac{2T}{\tau}} - 1 \right)$$

ECE1371

6-13

Background: PDF of a Sum

- Suppose x and y are two independent random variables with probability density functions (PDFs) $\rho_x(x)$ and $\rho_y(y)$
- Then the PDF of their sum is the convolution of the individual PDFs



$$z = x + y \Rightarrow \rho_z(z) = \int_{-\infty}^{\infty} \rho_x(x) \rho_y(z - x) dx$$

ECE1371

6-14

Review: Latched Comparator

From Lecture #3's 1-MHz MOD2





Inverter thresholds are chosen so that the inverters respond only after R/S have resolved.

- **Falling phase 1 initiates regenerative action**
S and R connected to a Set/Reset latch.

ECE1371

6-15

Phase 1 = High: “Reset” Mode





- **Grayed-out devices are off**
⇒ the active part of the comparator is reset
- **R and S are low** ⇒ the SR latch is in hold mode


ECE1371

6-16



Phase 1 Goes Low: "Latch" Mode




Example Waveforms Quick Design in 65nm (VDD = 1V)




Better Design



Responses for Various V_{in}



Delay vs. V_{in}




Latch Mode Dynamics


- For V_{in} near the trip point, an inverter is essentially just a transconductor:



- So near balance the comparator looks like this:



Small-Signal Analysis



$$C\dot{x} = -g_m y$$

$$C\dot{y} = -g_m x$$

$$v_d = x - y$$

$$v_{cm} = \frac{x + y}{2}$$

$$C\dot{v}_d = g_m v_d$$

$$v_d(t) = v_{d0} e^{t/\tau}$$

$$C\dot{v}_{cm} = -g_m v_{cm}$$

$$v_{cm}(t) = v_{cm0} e^{-t/\tau}$$


$$\tau = \frac{C}{g_m}$$

- Differential component grows exponentially
- CM component decays exponentially

ECE1371

6-23

State-Space




- $v_{cm} \rightarrow VDD/2, v_d \rightarrow \pm VDD$

ECE1371

6-24

Metastability

- Metastability is fundamentally unavoidable
- Assuming the universe is continuous and deterministic, a comparator can be unresolved for any length of time



ECE1371

6-25

Probability of Error, P_E

$$\begin{aligned}
 P_E &= P\{\text{not resolved by time } t\} \\
 &= P\left\{V_{in} < \exp\left(-\frac{t-t_0}{\tau}\right)\right\}
 \end{aligned}$$

- Take $t_0 = 100$ ps and $\tau = 20$ ps
- Then for $t = 500$ ps (1 GHz clock with a half-cycle between the comparator's clock and the clock of the subsequent latch),

$$P_E = P\{|V_{in}| < 2 \text{ nV}\}$$


- Assuming V_{in} is uniformly distributed in $[-0.5, +0.5]$ V, $P_E = 2 \times 10^{-9}$
Metastability occurs twice a second!

ECE1371

6-26

Quantized Charge Helps?

- If $C = 20 \text{ fF}$, then 1 electron yields $8 \mu\text{V}$
- $V_{\text{in}} = 2 \text{ nV}$ and hence metastability impossible?



- + Unless V_{offset} is within 2 nV of one of the discrete V_{in} levels, metastability can't happen
- But if V_{offset} is within 2 nV of an allowed V_{in} level, metastability will be abnormally frequent
- Offset drift will tend to make metastability appear/disappear sporadically (?)

ECE1371

6-27


Noise Helps?

- $kT/C = 500 \mu\text{V}$, so it is impossible to guarantee that metastability will result even if $V_{\text{in}} = 0$
- + Noise does help a comparator resolve if it is metastable
- But for any given noise (random initial condition), there is always an input which results in metastability
- Noise makes it hard to set initial conditions that will result in metastability, but does not reduce the probability of error

ECE1371


6-28

What About Noise During Regeneration?



- Noise from the g_m s prevents metastability?

Differential Circuit




$$v(t) = v_0 e^{t/\tau} + \frac{1}{C} \int_0^t i(\xi) e^{\frac{t-\xi}{\tau}} d\xi$$

Random variable with the same PDF as v_0 , just scaled by $e^{t/\tau}$

r.v. with variance

$$\sigma^2 = \frac{S_{ii}\tau}{4C^2} \left(e^{\frac{2t}{\tau}} - 1 \right)$$



NB: Convolution washes out discreteness in v_0 's PDF


Let's "Make Numbers"

- Assume $g_m = 1 \text{ mA/V}$, $C = 20 \text{ fF}$, $t = 400 \text{ ps}$
 $\Rightarrow \tau = 20 \text{ ps}$; 20τ to resolve
- If v_0 uniformly distributed in $[-2,+2] \text{ mV}$,
then 1st term is uniformly distributed in $[-1,+1] \text{ MV}$
- Standard deviation of 2nd term is 250 μV
Equivalent to a 0.5-mV initial condition
- Noise during regeneration helps when the input is known to be small, but is usually negligible compared to the exponential growth of the initial conditions

ECE1371

6-31

Offset




- Obvious sources of offset include mismatch in the input differential pair as well as mismatch in the regenerating devices

ECE1371


6-32

Dynamic Offset




- **Mismatched parasitic capacitance also causes offset**
20 mV/fF for this comparator!
- **Bad design– Can fix this!**

Improved Comparator [S&T Fig. 9.36]



- **Reset when CK = 1; regenerates when CK = 0**
- **x & y don't step if biased properly**
Mismatch in overlap capacitance still a problem.

Reducing Offset with a Preamp




$$V_{\text{off,tot}} = V_{\text{off,amp}} + V_{\text{off,comp}} / A$$

- + Comparator offset is reduced by preamp gain
Amplifier offset dominates.
- + Amplifier also isolates driving stage from “charge kickback”
- Amplifier bandwidth limits speed, especially recovery from overload

ECE1371

6-35

Auto-zeroed SC Comparator [J&M Fig 13.17]




- During P1, the inverter/amplifier is biased at its threshold/offset voltage
- During P2, the difference between V_{in} and V_{ref} is amplified

ECE1371

6-36

Comparator with Preamp

[J&M Fig. 7.16]




ECE1371

6-37

Two-Stage Comparator

[J&M Fig 7.17]




- Precharges regeneration nodes low & digital output nodes high

ECE1371

6-38


Flash ADC



ECE1371

6-39


Flash Bubbles



ECE1371

6-40


Averaging and Interpolation



ECE1371

6-41

NLCOTD: Linear Transconductors Degenerated Differential Pair




- + Simple!
- V_{gs} varies nonlinearly with $I_{out} \Rightarrow g_m$ is nonlinear

ECE1371

6-42

Force Constant V_{gs}




- I_d constant $\Rightarrow V_{gs}$ constant
- Linearity dependent on current-mirror linearity

ECE1371

6-43

Cascomp




- V_{gs} of input devices replicated in cascodes and distortion-cancelling current injected into output
- + All NMOS \Rightarrow fast
- Cancellation depends on matching
Should tie bulk to source?

ECE1371

6-44

Add Op Amps




- + Linearity limited only by op amp gain and BW
- + High output resistance
- Output compliance depends on input swing

ECE1371

6-45

Mirror the Output Current




- + Output compliance is $V_{DD} - 2 V_{dsat}$
- Top of differential pair at $V_{DD} - V_{gs}$

ECE1371

6-46

Fold the Output Current




- + Increased headroom for differential pair
- + Increased output resistance

ECE1371

6-47

Multi-Tanh Doublet [Gilbert JSSC Dec. 1998]




- With BJTs, ratioing the emitter areas creates a well-controlled offset
- With the right offset, the cubic term in the nonlinearity is zero!

$$n = 2 + \sqrt{3} = 3.73 \approx 15/4$$

ECE1371

6-48

MOS Quad



- **Supposedly can get less distortion than a degenerated differential pair by fiddling with W/L**

What You Learned Today

- 1 **Operation of Example Comparator Circuit**
- 2 **Regeneration Time Constant**
- 3 **Metastability, Probability of Error**
- 4 **Dynamic Offset**
- 5 **Other Comparator Circuits**
- 6 **A Bunch of Transconductor Circuits**