

Composite Right/Left Handed Artificial Transmission Line Structures in CMOS for Controlled Insertion Phase at 30 GHz

Symon K. Podilchak,^{1,2} Brian M. Frank,¹ Al P. Freundorfer,¹ Yahia M. M. Antar^{1,2}

¹ Department of Electrical and Computer Engineering, Queen's University, 19 Union Street, Walter Light Hall, Kingston, ON, Canada K7L 3N6

² Royal Military College of Canada, Department of Electrical and Computer Engineering, PO Box 17000, Station Forces, Kingston, ON, Canada K7K 7B4

Received 2 January 2008; accepted 20 April 2008

ABSTRACT: Two CMOS integrated circuits are presented that utilize metamaterial composite right/left handed (CRLH) transmission lines (TLs) for zero insertion phase at 30 GHz. Specifically, 2 and 3 unit cell structures are presented with controlled insertion phase that is achieved by cascading lumped element capacitors and spiral inductors in an LC network configuration defining the TL unit cells. Furthermore, the fixed TL structures suggest the possibility of zero, advanced or delayed insertion phases by element variation, or by the use of simple active components. Simulation and measured results are in good agreement with CRLH TL theory, and display a linear insertion phase and flat group delay values that are dependent on the number of unit cells with an insertion loss of ~ 0.8 dB per cell. These findings suggest that such high speed CRLH TLs structures can be implemented for linear array feeding networks and compact antenna designs in CMOS at millimeter wave frequencies. © 2008 Wiley Periodicals, Inc. *Int J RF and Microwave CAE* 19: 163–169, 2009.

Keywords: composite right and left handed (CRLH); transmission lines (TLs); right-handed (RH); left-handed (LH); group delay (GD); metal-insulator-metal (MIM); complementary metal oxide semiconductor (CMOS)

I. INTRODUCTION

Composite, right and left handed (CRLH) metamaterial transmission lines (TLs) have been utilized in the design of many guided and radiated wave applications [1–5]. Such devices are achieved by cascading right-handed (RH) and left-handed (LH) TLs sections in an LC ladder configuration defining a unit cell [6, 7]. By using appropriate CRLH TLs, many passive

and active microwave circuits have been designed for linear phase shifting in various circuit topologies for operation below 17 GHz [8–15]. Such structures can offer zero, leading or lagging insertion phases over a specific frequency span with flat group delay values. Recently, the completely integrated design described in Ref. 15 suggested an active tuning range from -35° to $+59^\circ$ at 2.6 GHz, with a bandwidth of 1.9 GHz in a $0.13\text{-}\mu\text{m}$ CMOS process. This design offered commendable results with an insertion loss of 3.8 dB (at worst) for a single unit cell with a footprint of $380 \times 960 \mu\text{m}$.

By the application of CRLH TL theory, 2 and 3 unit cell CMOS integrated circuits are presented in

Correspondence to: S. K. Podilchak; e-mail: symon.podilchak@rmc.ca

DOI 10.1002/mmce.20336

Published online 20 August 2008 in Wiley InterScience (www.interscience.wiley.com).




Figure 1. Fully integrated 2 unit cell CMOS circuit designed for zero insertion phase at 30 GHz. Square and symmetrical inductors and MIM capacitors define the metamaterial CRLH TL unit cell. A simplified circuit model was employed to analyze the TL structures.

this work with more than an order of magnitude increase in center frequency when compared to Ref. 15. The proposed structures offer zero insertion phase at 30 GHz with an insertion loss of ~ 0.8 dB per unit cell. Reflection loss values are below 15 dB from 20 to 40 GHz for the presented 2 and 3 unit cell designs (respective size: $111 \times 128 \mu\text{m}$ and $111 \times 192 \mu\text{m}$, excluding pads, in a standard $0.18 \mu\text{m}$ CMOS process). In addition, a theoretical group delay (GD) analysis is also developed from standard CRLH TL theory and verified with measured and simulated results. Knowledge of such GD variation is essential in such high speed integrated circuits. Specifically, a GD of 5.8 ps/cell is observed at 30 GHz with a GD variation of 9.4 ps/cell from 15 to 35 GHz. Thus, the investigated TLs also offer flat GD values that are proportional to the number of unit cells. Furthermore, the TL structures suggest the possibility of zero, advanced or delayed insertion phases with flat GD values for such high frequencies of operation. In addition, these passive structures can be extended to include simple active components (such as varactors or tunable inductors) for varied insertion phase values at a single frequency.

The fixed 2 and 3 unit cell structures, shown in Figures 1 and 2 are experimentally investigated and verified against CRLH TL theory and equivalent circuit models. Results are in good agreement for such simple analytical equations and straightforward

circuit representations. All fabricated circuit elements are completely lumped, defining a CRLH unit cell design. The RH TL sections are implemented by series spiral inductors and shunt metal-insulator-metal (MIM) capacitors. Conversely, shunt symmetrical inductors and series MIM capacitors define the LH TL segments. The fabricated circuits are contained within a large ground plane allowing for easy integration with conventional high speed CMOS circuits.




Figure 2. Fabricated 3 unit cell CMOS metamaterial TL.

II. CRLH TL THEORY

CRLH metamaterial TL structures have been theoretically analyzed in the literature. Their dispersion properties describe a bandpass filter offering phase compensation confined by RH lowpass and LH high-pass cutoff frequencies [16],

$$f_{cRH} = \frac{1}{\pi\sqrt{L_R C_R}} \quad (1)$$

and

$$f_{cLH} = \frac{1}{4\pi\sqrt{L_L C_L}}. \quad (2)$$

For zero insertion phase the RH and LH TL characteristic impedances, Z_{OR} and Z_{OL} , should be matched as described in Ref. 3,

$$Z_{OR} = Z_{OL} = \sqrt{\frac{L_R}{C_R}} = \sqrt{\frac{L_L}{C_L}}. \quad (3)$$

For this matched condition, the total insertion phase of the CRLH unit cell can be determined by the addition of the RH and LH TL phase contributions,

$$\phi(\omega) \approx \phi(\omega)^{RH} + \phi(\omega)^{LH}. \quad (4)$$

The insertion phase can be defined for near zero values at a specific center frequency (f_0) as described in Ref. 16,

$$\phi(\omega = 2\pi f[f \rightarrow f_0]) \approx -2\pi f \sqrt{L_R C_R} + \frac{1}{2\pi f \sqrt{L_L C_L}}, \quad (5)$$

where

$$f_0 = \frac{1}{2\pi\sqrt{L_R C_R L_L C_L}}. \quad (6)$$

Thus, zero insertion phase ($\phi \approx 0$) can be achieved at a desired frequency, f_0 , by variation of L_R , C_R , L_L , and C_L assuming eq. (3) is satisfied. The total insertion phase for an N unit cell structure can be defined [4],

$$\Phi(\omega) \approx N\phi(\omega), \quad (7)$$

and characterized within a bandwidth region, by $Y(f) = \frac{\Phi(\omega)}{2\pi} = \frac{N\phi(\omega)}{2\pi}$, in $^\circ/\text{GHz}$.

The GD for a single unit cell, $\tau_g(f)$, can also be derived from eq. (5)

$$\begin{aligned} \tau_g(f) &= -\frac{\partial\phi(\omega = 2\pi f)}{\partial\omega} \\ &= \sqrt{L_R C_R} + \frac{1}{(2\pi f)^2} \frac{1}{\sqrt{L_L C_L}}. \end{aligned} \quad (8)$$

Furthermore, for high frequencies the L_R and C_R terms dominate and $\tau_g(f)$ approaches that of a purely RH TL with flat GD values,

$$\tau_g \approx \sqrt{L_R C_R}. \quad (9)$$

Thus the total $\tau_g(f)$ for an N unit cell structure can be defined, $T_g = N\tau_g = N\sqrt{L_R C_R}$.

III. CMOS DESIGN AND IMPLEMENTATION

The CMOS CRLH TL unit cells were defined by RH and LH lumped elements. Specifically, the 2 and 3 unit cell structures were designed for zero insertion phase at $f_0 = 30$ GHz and were fully integrated in a low cost 0.18- μm thick metal 6 CMOS process as shown in Figures 1 and 2. Series spiral inductors, L_R , and shunt MIM capacitors, C_R , define the RH sections, while shunt symmetrical inductors, L_L , and series MIM capacitors, C_L , represent the LH sections. The LH TLs accrual a positive phase shift which compensates the phase lag apparent from the RH TL segments [4]. By a periodic configuration of RH and LH TL sections, zero insertion phase can be achieved at a desired frequency, f_0 , by variation of L_R , C_R , L_L , and C_L and assuming eq. (3) is satisfied.

A. Design Process

A goal of zero insertion phase was set at $f_0 = 30$ GHz. Then, to assist in the design, a simple circuit model (Fig. 1) was employed. Individual component values were determined using eq. (5) and then applied to the 2 and 3 unit cell designs. With the assistance of a full wave method of moments simulator, the required lumped elements were realized and values were verified with standard Π/T parameter extraction techniques [17]. Next, the determined lumped elements were appropriately arranged in silicon and the 2 and 3 unit cell CRLH TL structures were fabricated.

The realized 2 and 3 unit cell designs are described as follows. The shunt 0.0357 and series 0.29 pF MIM capacitors have a footprint of 8×10

TABLE I. Realized CRLH TL Characteristics

Unit Cell Value		Design Notes	Circuit Detail
		Lumped element	Size [μm]
C_R	0.0715 pF	MIM capacitor	8×10
C_L	0.29 pF	MIM capacitor	8×32
L_R	0.094 nH	Spiral inductor	34×35
L_L	0.383 nH	Symmetrical inductor	37×40
		Characteristic Impedance	RH/LH TL Size [μm]
Z_{OR}	36.26 Ω	$Z_{OR}/Z_{OL} = 0.99772$	58×69
Z_{OL}	36.34 Ω	$Z_{OL}/Z_{OR} = 1.0023$	86×101
Theory		Filter Properties	Measured
f_O	30.45 GHz	Design frequency	30 GHz
f_{cRH}	122.8 GHz	RH lowpass cutoff	Not Av.
f_{cLH}	7.55 GHz	LH highpass cutoff	8 GHz
T_g	10.5 ps	GD ($N = 2$), at f_O	10.6 ps
T_g	15.8 ps	GD ($N = 3$), at f_O	18.2 ps

and $32 \times 8 \mu\text{m}$, respectively. While the shunt 0.766 and 0.094 series nH spiral inductors have a footprint of 39.5×37 and $34 \times 35 \mu\text{m}$, respectively. The 2 and 3 unit cell structures have a total size of 111×128 and $111 \times 192 \mu\text{m}$ (excluding pads), respectively.

Square spiral inductors were utilized in the series branches each with 1.25 loops, a trace width of $5 \mu\text{m}$ and trace separation of $1.5 \mu\text{m}$. For the shunt branches, symmetrical spiral inductors with two loops were employed with similar trace widths and separations to that of the series inductors. Also, simulated results suggest inductor quality values of 4.8 and 7.9 for the square and symmetrical inductors, respectively.

B. CRLH Unit Cell Component Values

By additional extraction analysis, the component values were determined as shown in Table I. The RH and LH TL sections are described by $C_R = 0.0715$ pF, $L_R = 0.094$ nH, $C_L = 0.29$ pF and $L_L = 0.383$ nH. By eq. (3), these values imply a relatively matched design, $Z_{OR} \approx Z_{OL}$ (ratio $\frac{Z_{OR}}{Z_{OL}} = 0.998$), suggesting a linear phase response and flat GD values for the CRLH TL structures.

C. Equivalent Circuit Representation

The CRLH TL structures were modeled by equivalent circuits (Fig. 1) using the Agilent-Advanced Design System (ADS) microwave circuit simulator. Appropriate losses were introduced using $0.18 \mu\text{m}$ CMOS lumped element models. Simulated, analytical and measured results are in good agreement as shown in

Figures 3, 4, 5, and 7, displaying the insertion phase, return loss values, and regions of phase wrapping.

IV. MEASURED RESULTS AND DISCUSSION

The two proposed CMOS circuits were measured using a HP 8510 vector network analyzer and pads de-embedded using short, open and through calibra-




Figure 3. Measured insertion phase for the 2 and 3 unit cell structures and comparison to analytical model of eq. (5). The phase was linear and proportional to the number of unit cells, N , suggesting flat GD values. Negligible insertion phase was observed near the design frequency, f_O , suggesting phase advance from $f_{cLH} \rightarrow f_O$ and phase lag from $f_O \rightarrow f_{cRH}$. Deviations between the measured and simulated values could be minimized if second and third order parasitics were included in the CRLH TL analytical model.




Figure 4. Simulated and measured insertion phase for the investigated structures.

tion test structures. Realized CRLH TL characteristics are described for the unit cell in Table I. Measured results were compared to the analytical and simulated values (Figs. 3–7), and are in good agreement. A noticeable passband was realized suggesting phase lead below f_O and phase lag above the design frequency. In addition, the total linear insertion phase ($Y \approx -2.3 \text{ N}^\circ/\text{GHz}$) and flat GD values ($T_g \approx 5.8 \text{ N}$ ps at f_O with a variation, $\Delta T_g \approx N \text{ 9.4 ps}$ from 15–35 GHz) were proportional to the number of unit cells, N as shown in Figures 3–6.

A. Insertion Phase

The zero insertion phase point, $\Phi \approx 0$, was accurately predicted by the calculated center frequency [eq. (6)], with almost 450 MHz variation in the simulated and




Figure 5. The measured and simulated insertion phase for the 2 and 3 unit cell structures and comparison to the analytical model.




Figure 6. Measured GD for the 2 and 3 unit cell structures and comparison to analytical model of eq. (8). The GD variation was proportional to the number of unit cells, $\Delta T_g \approx N \text{ 9.4 ps}$ from 15–35 GHz. Deviations are observed for the 3 unit cell device and can be attributed to the simple group delay model; at 30 GHz the deviation is less than 15% and thus the suggested first order approximation of the group delay may be suitable.

measured results as shown in Figure 7b. Such inaccuracies may have developed since second order parasitics were omitted in the analysis for simplicity. Similar inconsistencies are seen in the return and insertion loss values as shown in Figure 7. Regardless, all results are in good agreement suggesting the analytical and equivalent circuit models are reasonable for a first order approximation and that these simple models may be used to predict the response of higher order unit cell structures.

B. High Frequency Modeling

Slight deviations can be observed between the analytical and measured values for the 3 unit cell structure as shown in Figures 3 and 6. For instance, the deviation in the group delay for the 3 unit cell device at 30 GHz is less than 15%. Such deviations can be minimized if element coupling and second and third order parasitics are included in the CRLH TL analytical model. For instance, in the fabricated 2 [three] unit cell design there are 3 [five] spirals inductors that are closely packed and thus element coupling may occur realizing an effective value for the lumped element components. Thus the analytical model is useful for a first order approximation for small unit cell devices, but full wave electromagnetic simulation tools may be needed for increased accuracy in higher order designs.




Figure 7. Comparison of measured and simulated return loss (a) and insertion loss (b) for the 2 and 3 unit cells. The measured (—) and simulated (---) insertion phase is also compared to the analytical model (—) as shown in (b).

C. Dispersion Characteristics and Filter Response

The theoretical dispersion properties of eqs. (2)–(6) accurately predicted the LH highpass cutoff frequency ($f_{cLH} = 7.55$ GHz). For frequencies below 5 GHz, the insertion loss was greater than 10 dB, suggesting stopband behavior. The RH lowpass cutoff frequency ($f_{cRH} = 122.8$ GHz) could not be verified due to measurement device limitations. Regardless, a considerable passband was realized using the CRLH TL structures, suggesting phase advance from $f_{cLH} \rightarrow f_0$, zero insertion phase at f_0 and phase lag from $f_0 \rightarrow f_{cRH}$. In addition, the total insertion phase slope was linear and dependent on the number of unit cells.

The simulated and measured reflection losses are shown in Figure 7a for the 2 and 3 unit cell TL structures. Measured values less than -18 dB at the design frequency of 30 GHz are obtained for the 3

unit cell design. In addition, simulated and measured insertion loss values are in good agreement as shown in Figure 7b. At worst, a loss of 2 dB is measured at f_0 for the 3 unit cell TL structure. These results are reasonable and may be acceptable for such high frequency passive structures in silicon.

V. INTEGRATED ANTENNA APPLICATIONS

Similar metamaterial structures have been utilized in the design of various antenna configurations [1, 3, 5]. In addition, such phase shifters have been suggested for linear array feeding networks [4, 18]. Thus, the presented CRLH TL structures are applicable to comparable integrated circuit designs for compact and high frequency applications.

VI. CONCLUSION

A completely integrated linear insertion phase structure is presented using low loss metamaterial CRLH TLs. An LC ladder network of series MIM capacitors and spiral inductors has led to the development of practical CMOS structures offering zero insertion phase at 30 GHz. Particularly, 2 and 3 unit cell CMOS structures were fabricated and verified against CRLH TL theory and equivalent circuit models. Such TL structures have applications for compact antenna designs and array feeding networks in CMOS. Results are in good agreement and display a linear insertion phase and flat group delay values that are dependent on the number of unit cells.

REFERENCES

1. A. Grbic and G.V. Eleftheriades, A backward-wave antenna based on negative refractive index L-C networks, *IEEE Int Symp Antennas Propag* 4 (2002), 340–343.
2. G.V. Eleftheriades, A. Iyer, and P. Kremer, Planar negative refractive index media using periodically L-C loaded transmission lines, *IEEE Trans Microwave Theory Tech* 50 (2002), 2702–2712.
3. A. Lai, T. Itoh, and C. Caloz, Composite right/left-handed transmission line metamaterials, *IEEE Microwave Mag* 5 (2004), 34–50.
4. M.A. Antoniadis and G.V. Eleftheriades, Compact linear lead/lag metamaterial phase shifters for broadband applications, *IEEE Antennas Wireless Propag Lett* 2 (2003), 103–106.
5. L. Cheng-Jung, K. Leong, and T. Itoh, Design of resonant small antenna using composite right/left-handed transmission line, *IEEE Int Symp Antennas Propag B* 2 (2005), 218–221.

6. I. Robertson and S. Lucyszyn, RFIC and MMIC Design and Technology, The Institution of Electrical Engineers, London, UK, 2001.
7. C. Caloz and T. Itoh, Transmission line approach of left-handed (LH) materials and microstrip implementation of an artificial LH transmission line, *IEEE Microwave Wireless Compon Lett* 16 (2004), 705–707.
8. H. Kim, A. Kozyrev, A. Karbassi, and D.W. van der Weide, Linear tunable phase shifter using a left-handed transmission line, *IEEE Microwave Wireless Compon Lett* 15 (2005), 366–368.
9. C. Damm, M. Schussler, M. Oertel, and R. Jakoby, Compact tunable periodically LC loaded microstrip line for phase shifting applications, *IEEE MTT-S Int Dig* (2005), 2003–2006.
10. L. Lu and Y. Liao, A 4-GHz phase shifter MMIC in 0.18- μm CMOS, *IEEE Microwave Wireless Compon Lett* 15 (2005), 694–696.
11. D. Kuylentierna, A. Vorobiev, P. Linner, and S. Gevorgian, Composite right/left handed transmission line phase shifter using ferroelectric varactors, *IEEE Microwave Wireless Compon Lett* 16 (2006), 167–169.
12. J. Perruisseau-Carrier and A.K. Skrivervik, Composite right/left-handed transmission line metamaterial phase shifters (MPS) in MMIC technology, *IEEE Trans Microwave Theory Tech* 54 (2006), 1582–1589.
13. M. Abdalla, K. Phang, and G.V. Eleftheriades, A bi-directional electronically tunable CMOS phase shifter using the high-pass topology, *Int Microwave Symp (MTT-S'07)* (2007), 2173–2176.
14. M.A.Y. Abdalla, K. Phang, and G.V. Eleftheriades, A 0.13- μm CMOS phase shifter using tunable positive/negative refractive index transmission lines, *IEEE Microwave Wireless Compon Lett* 16 (2006), 705–707.
15. M. Abdalla, K. Phang, and G.V. Eleftheriades, Printed and integrated CMOS positive/negative refractive-index phase shifters using tunable active inductors, *IEEE Trans Microwave Theory Tech* 55 (2007), 1611–1623.
16. C. Caloz and T. Itoh, *Electromagnetic Metamaterials: Transmission Line Theory and Microwave Applications*, Wiley, New Jersey, 2006.
17. D.M. Pozar, *Microwave Engineering*, 3rd ed., Wiley, New Jersey, 2005.
18. G.V. Eleftheriades, M.A. Antoniadis, and F. Qureshi, Some antenna applications of negative-refractive-index transmission-line (NRI-TL) metamaterials, *Antennas Propag Soc Int Symp (APS' 06)* (2003), 402–405.

BIOGRAPHIES



Symon K. Podilchak received the B.A. Sc. degree from the Engineering Science Program at the University of Toronto, ON, Canada in 2005. His current research interests include the analysis and design of planar leaky-wave antennas, passive structures for CMOS integrated circuits, metamaterials, millimeter wave integrated circuits and periodic structures. He is currently working towards his Ph.D. degree at Queen's University at Kingston and the Royal Military College of Canada. He has also had experience as a computer programmer and technology investment analyst for Brookfield Asset Management. Recently, he assisted Magna Electronics in the design of radomes for 77 GHz automotive radar as an external engineering consultant and has received the URSI Young Scientist Award for the 2008 Chicago General Assembly.



Brian Frank received the B.Sc., M.Sc., and Ph.D. degrees in electrical engineering from Queen's University in Kingston, Ontario, Canada in 1997, 1999, and 2002, respectively. He has worked as a consultant for Siemens-Milltronics, and has been an instructor at the Royal Military College of Canada. His recent research includes design of wireless and optical transceivers using CMOS processes and engineering education. Since 2002, Dr. Frank has held the position of Assistant Professor with the Department of Electrical and Computer Engineering at Queen's University.



Al P. Freundorfer received the B.A. Sc., M.A. Sc., and Ph.D. degrees from the University of Toronto, ON, Canada, in 1981, 1983, and 1989, respectively. In 1990, he joined the Department of Electrical Engineering, Queen's University, Kingston, ON, Canada. Since then he has done work in nonlinear optics of organic crystals, coherent optical network analysis as well as microwave integrated circuits. Currently he is focusing his attention on monolithic microwave circuits used in lightwave systems with bit rates in excess of 20 Gb/s and on monolithic millimeter wave integrated circuits used in wireless communications.



Yahia M. M. Antar received the B.Sc. (Hons.) degree in 1966 from Alexandria University, Egypt, and the M.Sc. and Ph.D. degrees from the University of Manitoba, Winnipeg, Canada, in 1971 and 1975, respectively. In November 1987, he joined the staff of the Department of Electrical and Computer Engineering, Royal Military College of Canada, Kingston, ON, Canada, where he is now a Professor of electrical and computer engineering. He is presently the Chairman of the Canadian National Commission (CNC), International Scientific Radio Union (URSI), holds adjunct appointment at the University of Manitoba and has a cross appointment at Queen's University in Kingston. Dr. Antar is a Fellow of the Engineering Institute of Canada (FEIC) and a Fellow of the Institute of Electrical and Electronics Engineers (IEEE). In May 2002, he became the holder of a Canada Research Chair in Electromagnetic Engineering at the Tier I level.