

# **Lecture 8**

## **Amplifier Design 2**

**Trevor Caldwell**  
**trevor.caldwell@awaveip.com**

# Lecture Plan


Date	Lecture (Wednesday 2-4pm)		Reference	Homework
2020-01-07	1	MOD1 & MOD2	PST 2, 3, A	1: Matlab MOD1&2
2020-01-14	2	MODN + $\Delta\Sigma$ Toolbox	PST 4, B	2: $\Delta\Sigma$ Toolbox
2020-01-21	3	SC Circuits	R 12, CCJM 14	
2020-01-28	4	Comparator & Flash ADC	CCJM 10	3: Comparator
2020-02-04	5	Example Design 1	PST 7, CCJM 14	
2020-02-11	6	Example Design 2	CCJM 18	4: SC MOD2
2020-02-18	Reading Week / ISSCC			
2020-02-25	7	Amplifier Design 1		Project
2020-03-03	8	Amplifier Design 2		
2020-03-10	9	Noise in SC Circuits		
2020-03-17	10	Nyquist-Rate ADCs	CCJM 15, 17	
2020-03-24	11	Mismatch & MM-Shaping	PST 6	
2020-03-31	12	Continuous-Time $\Delta\Sigma$	PST 8	
2020-04-07	Exam			
2020-04-21	Project Presentation (Project Report Due at start of class)			

# Circuit of the Day: Gain Booster CMFB

- Need CMFB for Gain Booster

One option: use standard Continuous-Time CMFB

Is there an easier way with less circuitry?



# What you will learn...

- **How to design a folded-cascode OTA**
- **Learn important trade-offs for OTA design**  
Including simulated examples
- **Gain-boosting design example for OTA**

# Design Specifications

- **Amplifier for 12-bit, 100MHz Pipeline ADC**  
1.5bit/stage => Closed-loop gain of 2
- **Target Sampling Frequency: 100MHz**  
T=10ns  
Assume ~1.5ns rise/fall/non-overlap time  
Try to settle within < 3.5ns  
Settling Error < -80dB  
If it is a critically damped system where  $\omega_{p2} = 4\beta\omega_{unity}$   
 $\beta\omega_{unity}/2\pi \sim 500\text{MHz}$  to settle in 2ns  
If it is single-pole settling  
 $\beta\omega_{unity}/2\pi \sim 500\text{MHz}$  to settle in 3ns

# Design Specifications

- **Target Gain  $A\beta$ : 75 dB**

Input-referred error must be better than 12-bit

With all the other sources of error, put it at 13-bit (kT/C noise is ~12.3-bit)

- **Swing: +/- 800mV differential**

Assume noise has been calculated based on this swing requirement

Input signal +/- 800mV differential

Output signal will also be +/- 800mV differential

Each side of the OTA should swing from CM +/- 400mV (output CM will be around 900mV)

# Design Specifications

- **Capacitor Sizing**

Based on noise requirements

$$C_1 = 2\text{pF}$$

$$C_2 = 1\text{pF}$$

$$C_L = 1\text{pF}$$

(assume 2<sup>nd</sup> stage is half the size of 1<sup>st</sup> stage)

- **Power**

Pipeline Target FOM: 160dB

$$74\text{dB} + 10\log_{10}(50\text{MHz}/P) = 160\text{dB}$$


$$P = 125\text{mW}$$

# Amplifier Topology

Topology	Gain	Output Swing	Speed	Power Dissipation	Noise
Telescopic	Medium	Medium	Highest	Low	Low
Folded-Cascode	Medium	Medium	High	Medium	Medium
Two-Stage	High	Highest	Low	Medium	Low
Gain-Boosted	High	Medium	Medium	High	Medium




# Folded-Cascode OTA



# Biasing

- Use two wide-swing cascode current mirrors for  $V_{B3}$ ,  $V_{B4}$  and  $V_{B1}$ ,  $V_{B2}$ 
  - $M_{B1}$  is  $n$  times smaller so that  $V_{EFF}$  is  $\sqrt{n}$  times bigger
- What if  $M_{B2}$  and  $M_{B3}$  are only a single finger?
  - $M_{B1}$  cannot be 5-6 times smaller



# Amplifier Topology

- **Why Folded-Cascode instead of Telescopic?**
  - ✓ **Better swing – with Telescopic, it is difficult to get the desired swing (assuming  $V_{EFF} \sim 200\text{mV}$  + margins, and only 1.8V supply)**
  - ✓ **Low (or high) input CM saves power since switches are smaller**
  - ✗ **Slower (lower non-dominant pole) and less power efficient**

# Amplifier Topology

- **Why PMOS input pair? (we will see more of this)**
  - ✓ **Input CM: with PMOS input pair, input CM is lower, NMOS switches are used to pass the signal**
  - ✓ **Non-dominant pole: larger since folding node uses NMOS devices which have smaller capacitance for a given  $V_{EFF}$**
  - ✓ **Flicker noise: smaller in PMOS devices (not too important in high-speed design)**
  - ✗ **Smaller  $\beta$ : For the same transconductance, the input capacitance from PMOS input devices will be larger**

# Amplifier Topology

- How should currents  $I_1$  and  $I_2$  be ratioed?

Amplifier transconductance  $g_m$  is determined by the transconductance of  $M_1$  and  $M_2 \rightarrow$  high current  $I_1$

Output impedance  $r_{OUT}$  is determined by the output impedance of  $M_3$ - $M_{10} \rightarrow$  low current  $I_2$

$I_1$  should not be too much larger than  $I_2$  due to amplifier slewing (more on this...)

But... increased transconductance increases  $C_{IN}$  and decreases  $\beta$

Recall (assuming no load capacitance  $C_L$ ):

$$\beta\omega_{unity} = \frac{\beta g_m}{C_{L,eff}} = \frac{g_m}{C_1 + C_{IN}}$$

So... once  $C_{IN}$  approaches  $C_1$ ,  $\beta\omega_{unity}$  does not increase linearly with  $g_m$




# Slewing


- $M_4$  absorbs current from capacitance at  $V_{OUT+}$ ,  
Capacitance at  $V_{OUT-}$  draws current from  $M_9$   
 $M_1, M_{11}, M_{12}$  go into triode until current is equal to  $I_{D,M3}$
- Size currents  $I_1$  and  $I_2$  the same  
 $M_{1,2}$  can still be sized to increase transconductance  
Slewing is no longer a major problem (can be more power efficient)
- More likely to happen when output changes are large (e.g. no signal, just error signal in output)

# Aside: OTA Output Signal

- Input Feed-forward  $\Delta\Sigma$



- Pipeline ADC Stage





# Current Source

- **Why Cascode instead of Large L?**

Both can give a high output impedance...

- ✓ **Smaller capacitance to ground – increased impedance at high frequency, maintaining a higher CMRR (which is proportional to the tail current source impedance)**
- ✗ **Larger voltage across transistors (doesn't matter in this case since there is lots of room for the input CM)**
- ✗ **More complicated biasing (doesn't matter in this case since  $V_{B3}$  is already generated)**

# Transistor Lengths

- **Generally minimum channel length is not used**
  - Use ~1.5x minimum L for analog design**
  - Moderately improves output impedance without sacrificing too much speed**
  - Better matching between transistors**
  - Reduce impact of short channel effects (threshold variation, mobility degradation, velocity saturation, DIBL, hot carrier effects)**
- **If bandwidth is imperative, use minimum L**

# Choosing $V_{EFF}$

- **Input Pair ( $M_1, M_2$ )**

Larger  $V_{EFF}$  means faster transistors, smaller transistors (increasing  $\beta$ )

Smaller  $V_{EFF}$  causes more slewing since it can easily be switched with large transients, but has lower noise and larger  $g_m$

- **Current Source Transistors ( $M_3, M_4$ )**

Responsible for non-dominant pole

Larger  $V_{EFF}$  reduces noise and parasitic capacitances, improves non-dominant pole

Small  $V_{EFF}$  improves swing

# Power

- **The power consumed by the 1st-stage OTA will be a significant fraction of the total power**

**It will be a good indication of the FOM you'll be targeting for your design**

- **Pipeline ADC**

**With S/H, other stages, and other overhead (clocks, buffers, biasing, comparators, etc.) first stage will probably consume 25-30% of the total power**

- **$\Delta\Sigma$  ADC**


**Since other stages are smaller, but other overhead still exists (possibly a higher resolution quantizer), first stage will probably consume 40-60% of the total power**

# Quick Design / 1<sup>st</sup> Iteration

- **1:1 ratio between 1<sup>st</sup> and 2<sup>nd</sup> current branch**
- **Input transistor size: 9u/0.18um fingers**
- **Size every other transistor with a  $V_{EFF} \sim 180mV$** 
  - PMOS: 55uA for 9um/0.24um fingers**
  - NMOS: 55uA for 2um/0.24um fingers**
- **Use 140 fingers (more on this...)**

# AC Testbench


- $V_{OUT}/V_{IN}$  gives loop gain  $A\beta$   
 $C_1$ ,  $C_2$  and input capacitance of 2<sup>nd</sup> OTA gives proper feedback network



- Alternatively, use STB analysis in Cadence

# AC Simulation

$\beta\omega_{\text{unity}}/2\pi$ : 561 MHz, PM: 84.9 deg, DC Gain: 31.4 dB



# AC Simulation

- **Observations...**

## **Gain is low**

**This can be corrected when gain-boosting is added, which should give about 40dB or more using folded-cascode gain-boosters**

## **Phase Margin is high**

**This can be traded with bandwidth – the unity gain is not as high as it could be ( $\beta$  could be increased)**

**The 2<sup>nd</sup> pole will reduce somewhat when gain-boosting is added (increased capacitance on the critical node); it is worth having extra PM at this stage of the design**




# Maximizing Bandwidth

- **Increasing the number of fingers reduces  $\beta$** 
  - Once the  $V_{EFF}$ 's and W/L's have been determined, we can maximize the amplifier bandwidth by finding the optimal amplifier size
  - An optimal point is eventually reached beyond which no further bandwidth improvements are achieved
- **Parametric sweep can find this optimal point**
  - Keep in mind: more fingers = more power
- **What about noise, power, etc?**
  - If noise is limiting, we would choose fingers based on sizing for  $G_M$
  - If power is limiting, we would choose fingers based on amplifier power
  - In this example design, bandwidth target is challenging!

# Maximizing Bandwidth

- **Optimal point ~ 140 fingers**


$$4 \text{ branches} \times 140 \text{ fingers} \times 55\mu\text{A} = 30.8\text{mA}$$



# What about NMOS input?

- We can try the same simulations with an NMOS input – what should happen?

Larger bandwidth ( $\beta\omega_{\text{unity}}$  larger), less phase margin ( $\beta\omega_{\text{unity}}$  larger,  $\omega_{p2}$  smaller)




# What about NMOS input?

- **Unity-gain is only 400MHz with an 80 degree PM**  
Although it is 70% less power!
- **Make it more stable with larger PMOS  $V_{EFF}$**   
Change PMOS fingers to 2um/0.24um  
PMOS  $V_{EFF}$  becomes ~300mV
- **Result**  
50 fingers, UG = 551MHz, PM = 79.8, DC Gain = 34.9dB  
Swing reduced by 240mV, SNR reduced by 3dB  
Capacitor and amplifier must be increased to compensate (still results in a power savings)


# Transient Testbench

- Make sure settling behaviour is as expected
  - Configured in amplification phase
  - Use differential step at input for full-scale output



# Transient Testbench

- **Settles to within 0.01% of final value in 2.1ns**  
Similar to predicted settling of 2-pole system  
Zero adds some time (measured as  $\sim 0.05\text{ns}$ )



# Gain-Boosting

- **Need to increase the DC gain without losing too much bandwidth or stability**

**Gain-Boosting improves gain without much loss in the frequency response**

- **Single-Ended or Differential**

**Single-ended has lower-frequency mirror pole, slows down gain-booster (more difficult to optimize frequency response)**

**Differential gain-boosting does not increase common-mode gain of overall amplifier significantly**

**Differential requires CMFB**

# Gain-Booster Design

- **Type of Amplifier**

**Input CM is very close to rail (either VDD or VSS)**

**Output CM is approximately mid-rail**

**Want ~40dB gain with moderate to high speed (single-stage with cascoding)**

**→ Choose differential Folded-Cascode (Telescopic cannot handle the input/output CM, single-ended not fast enough)**

**PMOS input for NMOS ( $V_{B2}$ ) biases**

**NMOS input for PMOS ( $V_{B3}$ ) biases**



# Gain-Booster Design

- **Gain**

Need another 43-44dB for the 75dB total

- **Frequency response**

$\beta\omega_{\text{unity}} \sim 560\text{MHz}$ ,  $\omega_{p2} \sim 4\text{GHz}$

Gain-booster unity-gain should be  $\sim 1\text{GHz}$

- **$V_{\text{EFF}}$**

Can use higher  $V_{\text{EFF}}$ 's since swing is not as important

- **Input Pair**

Size of PMOS input pair in the  $V_{B2}$  gain-booster impacts the non-dominant pole and should be kept small


# Gain-Boosted Loop

- **Source Follower introduces a gain of  $\sim 0.75$  (assuming deep N-well is not used – body effect is present)**

This reduces the bandwidth by the same amount


Gain-Boosted amplifier (A) needs a unity-gain frequency of approximately 1.33 GHz

- **Also, add a compensation capacitor of  $\sim 100\text{fF}$**




# $V_{B2}$ Gain-Booster AC Simulation

$\beta\omega_{\text{unity}}/2\pi$ : 901 MHz, PM: 64.2 deg, DC Gain: 46.8 dB



# $V_{B3}$ Gain-Booster AC Simulation

$\beta\omega_{\text{unity}}/2\pi$ : 703 MHz, PM: 55.7 deg, DC Gain: 46.4 dB



# Size of Gain-Boosters

- **$V_{B2}$  gain booster is similar to main amplifier**
  - Size of amplifier is 6 fingers**
  - Compensation capacitor is 100fF**
  - 4 branches x 6 fingers x 55uA = 1.32mA**
  
- **$V_{B3}$  gain booster has NMOS inputs**
  - Size of amplifier is 20 fingers**
  - Compensation capacitor is 200fF**
  - 4 branches x 20 fingers x 55uA = 4.4mA**
  - Much larger since load capacitance on PMOS transistors is ~4x larger**

# Pole-Zero Doublet

- Recall settling behaviour

$$1 - e^{-\beta\omega_{\text{unity}}t} + \frac{\omega_z - \omega_p}{\beta\omega_{\text{unity}}} e^{-\omega_z t}$$

- Advantage of PMOS main amplifier

Distance between  $\beta\omega_{\text{unity}}$  and  $\omega_{p2}$  is larger

More room to have  $\beta\omega_{\text{unity}} < \omega_{u,\text{GB}} < \omega_{p2}$


The farther  $\omega_{u,\text{GB}}$  is from  $\beta\omega_{\text{unity}}$ , the closer together the pole and zero are in the doublet

→ Smaller impact of pole-zero doublet

# Main Amplifier with Gain-Booster


$\beta\omega_{\text{unity}}/2\pi$ : 545 MHz, PM: 74.1 deg, DC Gain: 79.5 dB

Where is the pole-zero doublet?



# Transient Response

- **Settles to within 0.01% of final value in 2.54ns**  
**Very small 8mV overshoot (0.5%)**  
**About 25% slower with gain-booster**






# CMFB Loop Stability

- **Two different CMFB loops to look at**
  - Continuous-time CMFB for gain-boosters**
  - Discrete-time CMFB for main amplifier**
- **Analyze loop gain through CMFB network**
  - Break the loop somewhere (tail current)**
  - Load the amplifier as it was before breaking the loop**
  - Analyze the gain from the tail current to the tail current control voltage**
  - Make sure all voltages are at their correct DC values**
  - OR... use STB analysis, add 0V source to loop**

# CMFB in Gain-Boosters

- **Continuous-time CMFB should be sufficient**  
Swing is not as important since voltages should not change very much




# CMFB in Main Amplifier

- As presented in SC Circuits lecture

Allows larger swing than continuous-time CMFB

Large capacitor  $C_2$  loads the output more than is necessary, while a small capacitor  $C_2$  causes CM offset voltage from charge injection

Typically use minimum size switches/transmission gates depending on the voltage level passed



# Summary of Results

- **Full-scale (+/- 800mV differentially) settling time**  
DC Gain: 79dB  
Phase Margin: 74 deg.  
Settling 0.01% (80dB): 2.54ns with 0.5% overshoot
- **Power**  
 $(30.8\text{mA} + 1.3\text{mA} + 4.4\text{mA}) \times 1.8\text{V} = 66\text{mW}$   
~25% of total power => total power ~ 250mW  
→ Need to improve power consumption for better FOM
- **Common Modes**  
Design based on using 400mV input CM and 900mV output CM  
400mV should allow all switches to be relatively small (except the ones attached to the output)

# Circuit of the Day: Gain Booster CMFB